Search by job, company or skills

Senior Physical Design Engineer

  • Posted a month ago
  • Be among the first 10 applicants

Job Description

Job Description – Physical Design Engineer

ACL Digital is hiring experienced Physical Design Engineers for our growing VLSI team.

Position

Physical Design Engineer

Experience: 6+ Years

Job Locations

  • Bengaluru
  • Hyderabad
  • Chennai

Job Responsibilities

  • Handle complete ASIC Physical Design flow from Netlist to GDSII
  • Perform Floorplanning, Placement, CTS, Routing, and Physical Verification
  • Timing closure and optimization for setup/hold violations
  • Work on power planning, IR drop analysis, and congestion analysis
  • Perform STA and ECO implementation
  • Collaborate with RTL, DFT, and Signoff teams for successful tapeout
  • Ensure design quality and adherence to project timelines

Required Skills

  • Strong expertise in Physical Design flow
  • Hands-on experience with:
  • ICC2 / Innovus
  • PrimeTime / Tempus
  • Fusion Compiler (preferred)
  • Good understanding of:
  • STA
  • Low Power Design
  • Physical Verification
  • MMMC concepts
  • UPF/CPF
  • Scripting knowledge in Tcl/Perl/Python is an added advantage

Qualification

  • B.E / B.Tech / M.E / M.Tech in Electronics or related field

Notice Period: Immediate to 30 days preferred

Interested candidates can share their updated resume to: [[Confidential Information]]

#Hiring #PhysicalDesign #ASIC #VLSI #Semiconductor #ICC2 #Innovus #STA #ACLdigital

More Info

Job Type:
Function:
Employment Type:

About Company

Job ID: 148676027

Similar Jobs

Bengaluru, India

Skills:

redhawk PythonPerlTclStaMulti-voltage domainsprimetimeFoundry PDKsTempusCadenceCadence InnovusPower gatingUPFVoltusImplementation tool suiteSDCSignoff toolsEDA ToolsPhysical DesignTSMCSamsungCPFSynopsysSynopsys ICC2Low-power design techniquesTiming Analysis

Bengaluru, India

Skills:

static timing analysisindustry-standard EDA tools for physical design and verificationSynthesisRTL-to-GDS workflowsmulti-power domain analysisPlace And Routelow-power design techniquesClock Tree Synthesis

Bengaluru, India

Skills:

Static TimingRoutingPhysical VerificationSynthesisPower EfficiencyCustom ClockingPhysical DesignPlacementfloorplanningFormal EquivalencyIR-Drop

Bengaluru, India

Skills:

layout verification Computer EngineeringSystem VerilogTcllow-power designsElectrical EngineeringComputer Sciencedesign rulesVlsi Design

Bengaluru, India

Skills:

ECO Change Orderpower integrity RoutingTiming OptimizationEMIR AnalysisLVSCadence InnovusPhysical VerificationfloorplanningPhysical DesignCrosstalk AnalysisSignal Integrity ClosureDRC