Search by job, company or skills

Globex Digital Corp

Senior Physical Design Engineer

This job is no longer accepting applications

new job description bg glownew job description bg glow
  • Posted 2 months ago

Job Description

Experience - 7+years

Location - Pan India

NP - Immediate to 60 Days

JD Physical Design -

  • In-depth knowledge and hands-on experience on Netlist2GDSII Implementation i.e. Floor planning, Placement, CTS, Routing, STA, Power Integrity Analysis, Physical Verification.
  • Should have experience on Physical Design Methodologies and sub-micron technology of 28nm and lower technology nodes.
  • Should have experience on programming in Tcl/Tk/Perl.
  • Must have hands-on experience on Synopsys/Cadence tools. (Innovus, ICC2, Primetime, PT-PX, Calibre).
  • Well versed with timing constraints, STA and timing closure.
  • Inspirational leadership style, good communication skills, and ability to work in a global environmentIn-depth knowledge and hands-on experience on Netlist2GDSII Implementation i.e. Floor planning, Placement, CTS, Routing, STA, Power Integrity Analysis, Physical Verification
  • Should have experience on Physical Design Methodologies and sub-micron technology of 28nm and lower technology nodes.
  • Should have experience on programming in Tcl/Tk/Perl · Well versed with timing constraints, STA and timing closure.
  • Inspirational leadership style, good communication skills, and ability to work in a global environment.

More Info

Job Type:
Industry:
Employment Type:

About Company

Job ID: 145164405

Similar Jobs

Bengaluru, India

Skills:

Logic DesignCircuit DesignPhysical VerificationIndustry-standard tools in semiconductor designPhysical DesignDesign MethodologiesRtl Design

Bengaluru, India

Skills:

power optimization PerlScriptingPythonTclCadenceMentorTiming AnalysisPhysical DesignSignal IntegrityEDA ToolsSynopsys

Bengaluru, India

Skills:

redhawk PerlTclDcDeep sub-micron designsPtLogic equivalence checkingFormalityVSLPLVSICCSTA timingPhysical DesignCalibreTiming ClosureSynthesisSOC designDRCPlace And RouteLow Power checking

Bengaluru, India

Skills:

routingblock level place and routefloor-planningPower grid analysisExtractionPhysical SynthesisNetlistfull chip implementationGDS flowSTA timingflow-automationSignal Integrityclock tree optimizationformal verificationDftTiming ConstraintsRegressiondigital design automationTiming ClosureCTS IO timingRTL-to-GDSIIAntenna fixing

Bengaluru, India

Skills:

Static Timing analysisPerlTclClock PlanningSoC designsPower PlanDigital place and routeFloor PlanningClock Tree SynthesisParasitic ExtractionPnR Signoff