Search by job, company or skills

Senior DFT Engineer

Senior DFT Engineer

ALTEN Calsoft Labs
5-7 Years
Not Disclosed

This job is no longer accepting applications

Job Description

We're Hiring! Senior DFT Engineers at ACL Digital | Bangalore

Are you passionate about Design-for-Test (DFT) and looking for your next challenge ACL Digital is expanding our VLSI team, and we are looking for experienced DFT Engineers to join us in Bangalore.

Key Requirements:

  • Experience: 5+ years of hands-on experience in DFT.
  • Technical Expertise: Strong proficiency in DFT architecture, Scan Insertion, Scan Compression (EDT), ATPG (Stuck-at, At-speed), MBIST, and JTAG.
  • Tool Exposure: Hands-on experience with tools such as Mentor Tessent (TestKompress/FastScan) or Synopsys (TetraMax).
  • Problem Solving: Proven ability in coverage analysis, DFT DRC clean-up, and timing/zero-delay simulations.
  • Availability: Looking for candidates with a notice period of 30–45 days.

Why Join Us

At ACL Digital, you'll work on cutting-edge semiconductor projects, collaborating with a high-performing team and engaging in complex end-to-end SoC designs.

How to Apply:

Interested candidates, please share your updated resume at [Confidential Information] or DM me directly

#Hiring #DFTEngineer #VLSIJobs #Semiconductor #DFT #BangaloreJobs #ACLDigital #JobOpening #VLSI

More Info

Job Type:
Function:
Employment Type:

Key Skills

DFT architecture

Synopsys TetraMax

EDT

Scan Compression

Stuck-at

At-speed

Mentor Tessent

About Company

Similar Jobs

5-7 yrs
Bengaluru, India
Skills:
Perl, Logic Design, Python, DFT Engineering, SV, Post Silicon Testing, Coverage metrics, Constrained random testing, Uvm, Profiling Tools, Architecture Verification
4-6 yrs
Bengaluru, India
Skills:
DFT strategies, Tessent, EDA Tools, ATPG pattern generation, MBIST, Cadence, Synopsys, IJTAG, Scan compression
8-10 yrs
Bengaluru, India
Skills:
Boundary Scan JTAG, MBIST, pattern generation validation, DFT architecture, scan implementation, Memory IP Test Simulations, IJTAG, retargeting activities, DFT implementation, EDT, OCC integration, boundary scan methodologies, debug and analysis
5-15 yrs
Bengaluru, India
Skills:
Memory BIST, TetraMax, DRC Coverage, SSN, occ, Dft, ICL, Scan Insertion, ATPG, pdl, Debug, Simulation, Sms, Synopsys, IJTAG
4-8 yrs
Bengaluru, India
Skills:
Scan, HDLs, MBIST, DFT architecture definition, Tempus, ATPG flow implementation, scripting skills in Perl, Genus, tessent DFT, JTAG boundary scan, Cadence digital implementation tools