Jobs
Services
Career Solutions
Featured profileProfile highlighterCareer BoosterBest SellerResume WritingLinkedin MakeoverAI Resume StudioAI Interview CoachAI Profile EdgeCareer Success Suite
Prep
Interview Preparation
Learn
Degree ProgramsCertificationGenAI CourseVskills Certifications
Career Advice
Please enter a job title/role/skill to search
Please enter a job title/role/skill to search
  • Fresher (< 1 year)

Search by job, company or skills

Senior DFT Engineer
scaledge technology

Senior DFT Engineer

scaledge technology
8-10 Years
Not Disclosed
  • Posted 16 days ago
  • Be among the first 10 applicants

Job Description

Hiring: Senior DFT Engineer | Bangalore | 8+ Years Experience

We are looking for an experienced Senior DFT (Design for Testability) Engineer to join our growing semiconductor team in Bangalore. If you have strong expertise in DFT architecture, scan implementation, MBIST, and boundary scan methodologies, we'd love to connect with you!

Key Responsibilities:-

Define and implement Scan Architecture, including EDT/OCC integration.

Perform DFT implementation, debug, and analysis across complex SoC designs.

Execute and validate Memory & IP Test Simulations involving:

MBIST

IJTAG

Boundary Scan (JTAG)

Drive pattern generation, validation, and retargeting activities.

Collaborate with design, verification, and physical design teams to ensure high-quality DFT deliverables.

Interested candidates can share their updated resume at [Confidential Information]

More Info

Job Type:
Permanent Job
Industry:
Semiconductor Manufacturing
Function:
Semiconductor
Employment Type:
Full time

Key Skills

Boundary Scan JTAG

MBIST

pattern generation validation

DFT architecture

scan implementation

Memory IP Test Simulations

IJTAG

retargeting activities

DFT implementation

EDT

OCC integration

boundary scan methodologies

debug and analysis

About Company

Last Updated: 29-09-2026 07:08:05 PM

Similar Jobs

Senior DFT EngineerPraxis Hr Solutions
P
10-20 yrs
₹ 26.5 - 79.5 LPA
Bengaluru, Hyderabad, Cochin / Kochi / Ernakulam
Skills:
boundary scan , logic bist , Test Automation, DFT Methodologies, Scan Design, Fault Simulation, ATE Programming, Design Debugging, DFT Architecture, Timing Analysis
Senior DFT EngineerAnalog Devices
4-8 yrs
Bengaluru, India
Skills:
Scan, HDLs, MBIST, DFT architecture definition, Tempus, ATPG flow implementation, scripting skills in Perl, Genus, tessent DFT, JTAG boundary scan, Cadence digital implementation tools
Senior Staff DFT Engineertylsemi
10-12 yrs
Bengaluru, India
Skills:
Pre-silicon DFT verification, Post-silicon validation, Yield improvement, BSCAN, Hierarchical multi-core test strategies, MBIST, Scripting and automation, Scan compression, GLS, Power-aware DFT, ATPG simulation, ATPG, Debug, DFT timing closure, LBIST, ATE test program development, Coverage closure, IJTAG, Silicon bring-up
DFT Senior EngineerHCL TechBee
9-11 yrs
Bengaluru, India
Skills:
SoC-level DFT Integration, JTAG IEEE 1149.1, DFT DRC and Debug, MBIST Implementation and Verification, ATPG and Fault Coverage Analysis, Scan Insertion and Scan Compression
Senior Staff Engineer - DFTBitSilica
10-12 yrs
Bengaluru, India
Skills:
occ, Memory-BIST, DFT architecture scan Insertion compression at core level and SoC level, SSN architecture, timing and no-timing simulations, clock architecture, ATPG pattern generation coverage analysis