Search Jobs

Search by job, company or skills

  • Posted 13 hours ago
  • Be among the first 10 applicants

Job Description

Experience: 8–10 Years (flexible for the right candidate)

We are looking for hands-on Analog / Mixed-Signal / Custom Layout Engineers.

Key Requirements

*Hands-on experience in from 130nm to 22nm is a must.

*Experience with Intel, Samsung, GF, or other leading foundries is good to have.

*TSMC 16nm/5nm/3nm experience is also good to have.

*Strong experience in critical analog, mixed-signal, and custom digital block layout, including full-chip integration support.

*experience with analog blocks such as regulators, charge pumps, power management blocks, etc.

*Expertise in LVS, DRC, DFM, Antenna, and EM/IR verification flows.Proven ability to deliver high-quality block-level layouts on schedule.

*Cadence Virtuoso VLE/VXL and Mentor Graphics Calibre DRC/LVS experience is a must.

*Ability to work independently and take ownership of layout deliverables, and lead a small team.

*Strong communication skills and ability to collaborate with cross-functional teams.

Notice period :0- 30 days

Location : Bangalore

More Info

Job Type:
Function:
Employment Type:

Key Skills

TSMC 16nm 5nm 3nm

EM

Analog Mixed-Signal Custom Layout

VLE

DRC

Intel Samsung GF

IR verification flows

Mentor Graphics Calibre DRC

Similar Jobs

3-8 yrs
Bengaluru, India
Skills:
SRAM ROM Memory IP Layout, Full-Custom Layout, DRC LVS ERC, Memory Layout Custom Layout, Cadence Virtuoso
8-10 yrs
Bengaluru, India
Skills:
caliber , Verification Tools, Layout Design, Cadence Virtuoso
8-10 yrs
Bengaluru, India
Skills:
Analog layout design, Cadence Tools, FinFet experience, Debugging DRC, LVS, RF layout, Analog layout concepts for deep sub-micron processes, Floorplan, TSMC processes, Top-level integration, and antenna errors
4-10 yrs
Bengaluru, India
Skills:
guard rings, PEX, Reliability, dummy structures, symmetry shielding, LVS, advanced-node custom layout, matching performance, ERC, DRC, matching-critical layouts, common-centroid interdigitation, Cadence Virtuoso, 2nm 3nm 5nm FinFET
4-10 yrs
Bengaluru, India
Skills:
matching , Routing, Parasitics, Memory Array Layout, Sram, LVS, NVM, Physical Verification, Calibre, floorplanning, Layout Optimization, Custom Layout, Memory Layout, Cadence Virtuoso, Placement, ERC, Hierarchical Layout, DRC, FinFET Technology, PPA Optimization, Memory Compiler, Rom