
Search by job, company or skills
Showing 10 jobs
Skills:
Usb, DDR, Shell, Perl, Ethernet, Python, Emulation, UVM methodology, high-speed interfaces PCIe, systemverilog, scoreboards, industry-standard simulators and tools, formal verification, ASIC SoC architecture, functional coverage assertions, debugging skills, low-power verification UPF, SVA
Skills:
code coverage , System Verilog, Cover groups, Functional coverage, Assertions, DDR4, Uvm, DIMM, DDR5
Skills:
Test Plan Creation, Debugging, Python, Perl, VIP integration, testbench architecture, Uvm, verification methodologies, scoreboarding, systemverilog, coverage-driven verification, execution and review, assertions, regression management, debug flows, functional coverage
Skills:
cache coherency , Transaction-level verification, CHI, AXI NoC architectures, Ace, memory systems, DMA engines, ARM-based SoCs, Uvm, systemverilog
Skills:
code coverage , Nvme, DDR, Pcie, Ethernet, System Verilog, simulation and debug tools, Uvm, UCIe, Axi, APB, assertions, CXL, AHB, functional coverage
Skills:
Scripting Languages, Sed, Awk, Perl, ARM processor based SoC architecture, ASIC design flow, ASIC verification methodologies, C Assertions coding, multi-core multi-layer APIs, functional coverage, SV-UVM, constraint random test generation, UVM assertion based coverage driven verification, ARM based SOC software framework
Skills:
Spi, I2c, Gpio, Uart, Pcie, DDR, UVM methodology, I3C, QSPI, CXL, systemverilog, HBM

Skills:
Asic verification, digital design verification, Uvm, test bench architecture, systemverilog, GIT version control, functional coverage, C Language
Skills:
Uvm, test bench architecture, digital design verification, functional coverage, systemverilog, C Language, GIT version control, Asic verification
Skills:
Verilog, random stimulus, VMM, assertion-based verification, Uvm, functional coverage, systemverilog, advanced verification methodologies
