Jobs
Services
Career Solutions
Featured profileProfile highlighterCareer BoosterBest SellerResume WritingLinkedin MakeoverAI Resume StudioAI Interview CoachAI Profile EdgeCareer Success Suite
Prep
Interview Preparation
Learn
Degree ProgramsCertificationGenAI CourseVskills Certifications
Career Advice
Please enter a job title/role/skill to search
Please enter a job title/role/skill to search
  • Fresher (< 1 year)

Search by job, company or skills

Senior Design Verification Engineer
BitSilica

Senior Design Verification Engineer

BitSilica
5-7 Years
Not Disclosed
Early Applicant
  • Posted 2 months ago
  • Be among the first 10 applicants

Job Description

•5 Years of ASIC SoC Verification Experience

• Expertise in SV-UVM, C, Assertions coding

• Must have good understanding of ARM processor based SoC architecture and must have completed verification of two or more embedded processor based SoC

• Must have expertise in on ASIC verification methodologies and ASIC design flow.

• Have expertise on ARM based SOC software framework (multi-core multi-layer APIs)

• Proven experience of the design verification methodologies such as UVM, assertion based coverage driven verification (code & functional coverage), constraint random test generation

• Strong problem solving/debugging skills

• Experience on working in SOC with complex Analog-Digital Interface will be considered as advantage.

• Experience on working in SOC with WREAL/AMS model will be considered as advantage

• Experience in Scripting Languages like Perl, awk, sed, will be an advantage

More Info

Job Type:
Permanent Job
Industry:
Other
Function:
Asic Soc Verification
Employment Type:
Full time

Key Skills

ASIC design flow

C Assertions coding

ARM based SOC software framework

Analog-Digital Interface

WREAL AMS model

SV-UVM

UVM assertion based coverage driven verification

constraint random test generation

multi-core multi-layer APIs

functional coverage

ARM processor based SoC architecture

ASIC verification methodologies

About Company

Last Updated: 14-09-2026 07:08:58 PM

Similar Jobs

Senior Design Verification Engineerproxelera
6-8 yrs
Bengaluru, India
Skills:
Vcs, functional coverage assertions, Questa, Uvm, SVA, systemverilog
Senior Design Verification Engineerleadsoc technologies pvt ltd
6-10 yrs
Bengaluru, India
Skills:
Regression Analysis, C, Ethernet Protocols, Python, RTL simulation, Uvm, systemverilog, constrained-random verification, testbench architecture, waveform debug, SoC Verification, assertions, functional coverage
Senior Design Verification EngineerTessolve
5-7 yrs
Bengaluru, India
Skills:
Vcs, Shell, Perl, Python, Verdi, Assertions SVA, Verification planning, RISC-V, Regression and debug, UVM testbenches, Uvm, systemverilog, Test-plan development, Functional and code coverage, DDR verification, Questa
Senior Design Verification Engineersilicon patterns
5-7 yrs
Bengaluru, India
Skills:
Tcl, Python, Perl, systemverilog, Functional Verification, UVM methodology, High-speed networking interfaces, Coverage-driven verification, Ethernet IPs, Emulation platforms or FPGA prototyping
DDR PHY Senior Lead Design Verification EngineerQualcomm
Q
5-7 yrs
Bengaluru, India
Skills:
Debugging, Ovm, Verilog, System Verilog, Problem-solving skills, Functional Verification Coverage, Uvm, formal verification, DDR-PHY Design Verification, Design Verification of complex IPs, Low Power Verification, Gate Simulation