Search by job, company or skills

BitSilica

Senior Design Verification Engineer

Save
new job description bg glownew job description bg glownew job description bg svg
  • Posted 2 months ago
  • Be among the first 10 applicants
Early Applicant

Job Description

•5 Years of ASIC SoC Verification Experience

• Expertise in SV-UVM, C, Assertions coding

• Must have good understanding of ARM processor based SoC architecture and must have completed verification of two or more embedded processor based SoC

• Must have expertise in on ASIC verification methodologies and ASIC design flow.

• Have expertise on ARM based SOC software framework (multi-core multi-layer APIs)

• Proven experience of the design verification methodologies such as UVM, assertion based coverage driven verification (code & functional coverage), constraint random test generation

• Strong problem solving/debugging skills

• Experience on working in SOC with complex Analog-Digital Interface will be considered as advantage.

• Experience on working in SOC with WREAL/AMS model will be considered as advantage

• Experience in Scripting Languages like Perl, awk, sed, will be an advantage

More Info

Job Type:
Industry:
Employment Type:

About Company

Job ID: 116788413

Similar Jobs

Bengaluru, India

Skills:

UsbDDRShellPerlEthernetPythonEmulationUVM methodologyhigh-speed interfaces PCIesystemverilogscoreboardsindustry-standard simulators and toolsformal verificationASIC SoC architecturefunctional coverage assertionsdebugging skillslow-power verification UPFSVA

Bengaluru, India

Skills:

UnixMakefileShellConfiguration ManagementPERLSystem VerilogPythonVerification dashboarding toolsARM CPUPCI ExpressUvmAMBA bus protocolsEthernet bus protocols

Bengaluru, India

Skills:

code coverage System VerilogCover groupsFunctional coverageAssertionsDDR4UvmDIMMDDR5

Bengaluru

Skills:

AMBA5 protocols (AXI5/ACE5/CHI)Cache coherency protocols (CHICXL)SystemVerilog UVM-based testbench developmentAceCCIXFunctional coverage

Bengaluru, India

Skills:

Test Plan CreationDebuggingPythonPerlVIP integrationtestbench architectureUvmverification methodologiesscoreboardingsystemverilogcoverage-driven verificationexecution and reviewassertionsregression managementdebug flowsfunctional coverage