Search by job, company or skills

ALTEN Calsoft Labs

Senior Design Verification Engineer

Save
new job description bg glownew job description bg glownew job description bg svg
  • Posted a month ago
  • Be among the first 10 applicants
Early Applicant

Job Description

Job Opening: SoC Design Verification Engineer (IP Verification)

Experience: 7+ Years

We are seeking a highly skilled SoC Design Verification Engineer with strong expertise in IP and Sub-system level verification using SystemVerilog and UVM. The ideal candidate will play a key role in ensuring functional correctness and quality of complex SoC designs.

Key Responsibilities & Requirements:

  • Hands-on experience in SoC-level and IP-level verification, including VIP integration, coverage-driven verification, and debugging
  • Strong proficiency in SystemVerilog/UVM testbench architecture, including assertions, scoreboarding, and functional coverage
  • Experience in IP and sub-system verification, including test plan creation, execution, and review
  • Solid understanding of verification methodologies, regression management, and debug flows
  • Proficiency in scripting languages such as Python or Perl for automation and regression support
  • Ability to collaborate effectively with design, architecture, and cross-functional teams
  • Strong analytical, problem-solving, and communication skills

More Info

Job Type:
Function:
Employment Type:

About Company

Job ID: 144750917

Similar Jobs

Bengaluru, India

Skills:

Verilogadvanced stimulus generation techniquesUvmcoverage-driven verificationsystemverilog

Bengaluru, India

Skills:

UsbDDRShellPerlEthernetPythonEmulationUVM methodologyhigh-speed interfaces PCIesystemverilogscoreboardsindustry-standard simulators and toolsformal verificationASIC SoC architecturefunctional coverage assertionsdebugging skillslow-power verification UPFSVA

Bengaluru, India

Skills:

analog circuits FpgaLogic DesignVerilogStaScan InsertionPower product designUvmSynthesis scriptsATPG generationRegression frameworksSynthesisformal verificationMicro-architectureABVRTL CodingTiming ConstraintsFunctional VerificationSystem-VerilogDigital VerificationTiming Analysis

Bengaluru, India

Skills:

DDRPcieUartI2cAxiIP verificationFPGA-based verificationAPBUvmC-based testssystemverilog

Bengaluru, India

Skills:

CPythonAI-assisted development toolsemulation or FPGA-based verificationUvmsystemverilog