Search by job, company or skills

Smart Soc Solutions

Senior Design Verification Engineer

4-8 Years
Save
  • Posted 7 hours ago
  • Be among the first 30 applicants
Early Applicant
Quick Apply

Job Description

SmartSoC Solutions is looking for Design Verification Engineer to join our dynamic team and embark on a rewarding career journey.

  • Developing and executing test plans and procedures to verify the functionality and performance of a design
  • Identifying and documenting design defects and issues, and working with designers and other stakeholders to address them
  • Analyzing test results and data to identify patterns and trends, and making recommendations for design improvements
  • Developing and implementing automated test scripts and test frameworks to improve testing efficiency and accuracy
  • Collaborating with other engineers and stakeholders to ensure that all design requirements are properly verified and validated
  • Creating and maintaining documentation related to the verification and validation process, including test plans, test reports, and traceability matrices
  • Participating in design reviews and providing feedback on design requirements and testability
  • Providing technical support and expertise to other departments, to ensure that designs are implemented correctly and meet all necessary requirements
  • Strong analytical and problem-solving skills, with the ability to identify areas for improvement and develop effective solutions.

About Company

SmartSoC Solutions is emerging as a leader in providing engineering solutions worldwide. We offer end-to-end Semiconductor, Embedded, Automotive and System Design to design and build next-generation leadership products under one roof. And allowing clients to achieve both quick wins and long-term results.

Our goal is to be an extended arm of engineering product and IT companies and ensure good quality productization cost-effectively.

Job ID: 113017145

Similar Jobs

Bengaluru, India

Skills:

ShellPerlPythonTclAssertions SVAUVM methodologyDebugging RTL verification issuesCoverage-driven verificationsystemverilogFunctional Verification

Bengaluru, India

Skills:

FpgaPerlPythonRTLUvmsystemverilogAMBA bus protocolsBaremetal processor environmentslow power verification methodsobject-oriented designformal verification methodstransaction level modelingtest plan developmentemulation platforms

Bengaluru, India

Skills:

analog circuits FpgaLogic DesignVerilogStaScan InsertionPower product designUvmSynthesis scriptsATPG generationRegression frameworksSynthesisformal verificationMicro-architectureABVRTL CodingTiming ConstraintsFunctional VerificationSystem-VerilogDigital VerificationTiming Analysis

Bengaluru, India

Skills:

Test Plan CreationDebuggingPythonPerlVIP integrationtestbench architectureUvmverification methodologiesscoreboardingsystemverilogcoverage-driven verificationexecution and reviewassertionsregression managementdebug flowsfunctional coverage

Bengaluru, India

Skills:

Scripting LanguagesSedAwkPerlARM processor based SoC architectureASIC design flowASIC verification methodologiesC Assertions codingmulti-core multi-layer APIsfunctional coverageSV-UVMconstraint random test generationUVM assertion based coverage driven verificationARM based SOC software framework