Jobs
Services
Career Solutions
Featured profileProfile highlighterCareer BoosterBest SellerResume WritingLinkedin MakeoverAI Resume StudioAI Interview CoachAI Profile EdgeCareer Success Suite
Prep
Interview Preparation
Learn
Degree ProgramsCertificationGenAI CourseVskills Certifications
Career Advice
Please enter a job title/role/skill to search
Please enter a job title/role/skill to search
  • Fresher (< 1 year)

Search by job, company or skills

RTL Engineer
skaas- skills as a service

RTL Engineer

skaas- skills as a service
5-7 Years
Not Disclosed
  • Posted 10 hours ago
  • Be among the first 10 applicants

Job Description

Required Qualifications & Skills

Education: B.Tech / M.Tech in Electronics, VLSI, Microelectronics, or Computer Engineering.

Experience: 5+ total years in ASIC/SoC RTL Design, with at least 2+ years dedicated to CPU core or processor subsystem RTL design (RISC-V, ARM, x86, or proprietary cores).

• Hardware Description Languages: Proficient in SystemVerilog, Verilog, and VHDL.

• CPU Microarchitecture Knowledge: Understanding of computer organization— instruction execution pipelines, hazard handling, branch prediction, L1/L2 caches, memory management units (MMU), and interrupts.

• Bus Protocols: Hands-on experience with AMBA protocols (AXI, AHB, APB, ACE, CHI).

• Front-End Tools: Hands-on experience with Synopsys SpyGlass (Lint/CDC), VCS, Design Compiler (DC), or Cadence Genus/Xcelium.

• Scripting: Python, Perl, TCL, or Bash for automation. Preferred Qualifications

• Experience with low-power design techniques (Clock Gating, UPF/CPF intent definition).

• Exposure to FPGA prototyping or post-silicon bring-up and debug.

• Familiarity with assembly programming (RISC-V/ARM) for basic diagnostic bring-up tests.

More Info

Job Type:
Permanent Job
Industry:
Semiconductor Manufacturing
Function:
Electronics
Employment Type:
Full time

Key Skills

LINT

Design Compiler DC

cdc

CHI

Ace

Xcelium

RISC-V

AMBA protocols

systemverilog

Cadence Genus

Synopsys SpyGlass

Axi
VHDL
APB
AHB
Vcs
Bash
Perl
Verilog
X86
Arm
Python
Tcl
Last Updated: 13-10-2026 09:44:38 AM

Similar Jobs

AI20P RTL Engineerqpisemi
3-5 yrs
Bengaluru, India
Skills:
Perl, Python, Tcl, asynchronous logic, state machines, digital design fundamentals, synchronous logic, systemverilog
Digital Design & RTL Engineer High-Speed Automotive SerDes SoCs (3 10 Yrs)Texas Instruments
3-10 yrs
Bengaluru, India
Skills:
Verilog, MIPI, FPD-Link, synthesis tools, DFT methodologies, Ethernet MAC PHY, systemverilog, SerDes digital architectures, high-speed digital design
RTL Engineertexas instruments india
5-7 yrs
Bengaluru, India
Skills:
python, perl, static timing analysis, Bash, Tcl, verification flow, digital design fundamentals, Uvm, systemverilog, scripting automation, Rtl Design, VHDL, synthesis tools
ASIC RTL EngineerCreeno Solutions Private Limited
7-9 yrs
Ahmedabad, Bengaluru, Cochin / Kochi / Ernakulam
Skills:
Verilog, Debugging Tools, systemverilog, Rtl Design, Synthesis, FPGA Prototyping, Timing Closure, Verification Methodologies, low power design, Physical Design
RTL Design Engineer - Security /StaffQualcomm
Q
2-12 yrs
Bengaluru, India
Skills:
C, Clearcase, Cryptography, Aes, Encryption, Clearquest, Perl, Verilog, Python, System Verilog, LINT, cdc, RTL design using Verilog, hash functions, GMAC, signatures, LEC, SHA, private key, ASIC development tools, random number generator