Jobs
Services
Career Solutions
Featured profileProfile highlighterCareer BoosterBest SellerResume WritingLinkedin MakeoverAI Resume StudioAI Interview CoachAI Profile EdgeCareer Success Suite
Prep
Interview Preparation
Learn
Degree ProgramsCertificationGenAI CourseVskills Certifications
Career Advice
Please enter a job title/role/skill to search
Please enter a job title/role/skill to search
  • Fresher (< 1 year)

Search by job, company or skills

ASIC RTL Engineer
Creeno Solutions Private Limited

ASIC RTL Engineer

Creeno Solutions Private Limited
7-9 Years
Not Disclosed
Early Applicant
Quick Apply
  • Posted 25 days ago
  • Be among the first 20 applicants

Job Description

Description

We are seeking a skilled ASIC RTL Engineer to join our team in India. The ideal candidate will have extensive experience in designing and developing RTL code for ASICs, contributing to various phases of the design process.

Responsibilities

  • Design and develop RTL code for ASICs using Verilog/VHDL.
  • Perform functional verification and ensure the design meets specifications.
  • Collaborate with cross-functional teams including design, verification, and physical design.
  • Support synthesis and timing closure activities for ASIC designs.
  • Participate in design reviews and provide constructive feedback.
  • Debug and resolve design issues throughout the development lifecycle.

Skills and Qualifications

  • 7-9 years of experience in ASIC design and development.
  • Proficiency in RTL design using Verilog or VHDL.
  • Strong understanding of digital circuit design principles.
  • Experience with synthesis tools and methodologies.
  • Familiarity with simulation and verification tools such as ModelSim or Synopsys VCS.
  • Knowledge of timing analysis and optimization techniques.
  • Ability to work collaboratively in a team environment and communicate effectively.

More Info

Job Type:
Permanent Job
Role:
Other Roles
Function:
Others
Employment Type:
Full time
Last Updated: 11-09-2026 11:01:50 AM

Similar Jobs

Interesting Job Opportunity: Sykatiya Technologies - RTL Design Engineer - Verilog/ASICsykatiya technologies pvt ltd
3-10 yrs
Bengaluru, India
Skills:
code coverage , Verilog, System Verilog, LINT, cdc, AXI protocol, Low power synthesis, Formality, SoC level Synthesis, UPF, Rtl Design, Synthesis, AMBA, Timing Analysis, RTL Coding, AHB, ip development, functional coverage, front-end design tools
SeniorPrincipal ASIC RTL Design Engineer (SoC/Subsystem)proxelera
8-10 yrs
Bengaluru, India
Skills:
DDR, Pcie, Verilog, synthesis constraints, coherency memory subsystems, clock reset expertise, AMBA protocols, systemverilog, ECO flows, performance power analysis, Dft, ASIC RTL, cross-team collaboration, security blocks, low-power design, micro-architecture, SVA
RTL ASIC Front end Design Engineer/ Lead - INDIATessolve
5-10 yrs
Bengaluru, India
Skills:
Uart, Spi, Verilog, I2c, LINT, cdc, MAS development, Sub-system design, SoC integration, ip design, Quality check flows, AMBA bus protocols, Axi, APB, RTL Coding, Medium complexity protocol, AHB, Microarchitecture
ASIC RTL Design EngineerTesla
5-7 yrs
Bengaluru, India
Skills:
Area and power-efficient complex RTL design, High performance low latency high bandwidth design techniques, Low power microarchitecture techniques, Experience with simulators and waveform debug tools, Verilog RTL logic design, Knowledge of logic design principles including timing and power implications