Search Jobs
Search by job, company or skills
Search by job, company or skills
We're hiring: Lead RTL Engineer
Location: Bangalore (5 days WFO)
Experience: 7+ years
We are hiring for a deep-tech semiconductor company building a high-performance signal-processing ASIC - a multi-core vector processor with a custom ISA for deterministic, time-critical workloads across defense, 5G, and test & measurement markets.
We are looking for a hands-on Lead RTL Engineer who can translate architecture specifications into clean, synthesizable SystemVerilog RTL, while leading a small RTL team through the full design cycle.
What you'll own
Must-have skills
Good to have
Job ID: 148299677
Skills:
low power design, LINT, cdc, Charging voltage regulation, Interconnect fabrics, Clock domain crossing, Battery management, Familiarity with Cadence Synopsis design tools, Synthesis, Verilog Coding, RDC, Serial interfaces, Register file design, Power intent specification and validation methodology, RTL Coding, Microarchitecture Module design and simulation, Scan and self-test, State machine architecture, Knowledge of TFM Tools Flows and Methodologies, ARM based Subsystems SOCs, Verification including System Verilog knowledge, Synthesis Linting STA, Simulation, Automation scripting and design flows, Digital design implementation and integration
Skills:
Synthesis constraints, RDC violations, RTL linting, RTL integration, AHB protocol, Architecture micro-architecture development, Timing Closure, SoC components, Clocking and reset concepts, RTL Coding, Network on chip, Debug and error warning fixes using VcSpyglass, Timing paths
Skills:
static timing analysis, Verilog, Synthesis, Design Reviews, SoC debug architecture, SoC integration, DFT concepts, formal verification tools, ARM coresight components, systemverilog, Rtl Design, Simulators, formal verification, constraints timing analysis, Optimization Techniques, Verification, APB protocol
We don’t charge any money for job offers
