Search by job, company or skills

Quest Global

Lead Engineer - RTL

Save
new job description bg glownew job description bg glow
  • Posted 19 hours ago
  • Be among the first 10 applicants
Early Applicant

Job Description

Job Requirements

  • Microarchitecture, Module design and simulation
  • Participate in SoC specifications reviews and contribute to micro-architecture definitions.
  • Digital design, implementation and integration – RTL Coding, Lint, CDC, and Synthesis.
  • Develop design constraints and coordinate to debug both functional and DFT test issues
  • B.A./B.S. in engineering, engineering management, or engineering operations required
  • BSc/BEng in Electrical or Electronic engineering, MS preferred
  • 5-7 years industry experience with BS working in digital or mixed signal IC design
  • Digital design knowledge:
  • Verilog coding
  • Register file design
  • Serial interfaces
  • Interconnect fabrics
  • State machine architecture
  • Clock domain crossing
  • Scan and self-test
  • Synthesis, Linting, STA
  • Automation scripting and design flows
  • Verification, including System Verilog knowledge
  • Low power design, Power intent specification and validation methodology.
  • System knowledge:
  • Battery management, charging, voltage regulation and ARM based Subsystems/SOCs.
  • Knowledge of TFM (Tools, Flows and Methodologies) flows: Simulation,Lint, CDC/RDC and power intent checks.
  • Familiarity with Cadence, Synopsis design tools
  • Ability to work as part of a team and with low levels of supervision

Good understanding of customer and market requirements

Work Experience

  • Digital design knowledge:
  • Verilog coding
  • Register file design
  • Serial interfaces
  • Interconnect fabrics
  • State machine architecture
  • Clock domain crossing
  • Scan and self-test
  • Synthesis, Linting, STA
  • Automation scripting and design flows
  • Verification, including System Verilog knowledge
  • Low power design, Power intent specification and validation methodology.
  • System knowledge:
  • Battery management, charging, voltage regulation and ARM based Subsystems/SOCs.
  • Knowledge of TFM (Tools, Flows and Methodologies) flows: Simulation,Lint, CDC/RDC and power intent checks.
  • Familiarity with Cadence, Synopsis design tools
  • Ability to work as part of a team and with low levels of supervision

Good understanding of customer and market requirements

More Info

Job Type:
Industry:
Function:
Employment Type:

About Company

Job ID: 148583491

Similar Jobs

Bengaluru, India

Skills:

SynthesisDesign CompilerprimetimeSDC timing constraintsSTA timing closureGenusASIC tapeoutTempussystemverilog

Bengaluru, India

Skills:

static timing analysisVerilogSynthesisDesign ReviewsSoC debug architectureSoC integrationDFT conceptsformal verification toolsARM coresight componentssystemverilogRtl DesignSimulatorsformal verificationconstraints timing analysisOptimization TechniquesVerificationAPB protocol