Jobs
Services
Career Solutions
Featured profileProfile highlighterCareer BoosterBest SellerResume WritingLinkedin MakeoverAI Resume StudioAI Interview CoachAI Profile EdgeCareer Success Suite
Prep
Interview Preparation
Learn
Degree ProgramsCertificationGenAI CourseVskills Certifications
Career Advice
Please enter a job title/role/skill to search
Please enter a job title/role/skill to search
  • Fresher (< 1 year)

Search by job, company or skills

DFT LEAD Engineer
Mirafra Technologies

DFT LEAD Engineer

Mirafra Technologies
5-15 Years
Not Disclosed
  • Posted 13 days ago
  • Be among the first 10 applicants

Job Description

Mirafra Technologies is HIRING for #DFT LEAD Engineers!!

Please find the Job Description :-

Key Responsibilities: Lead DFT strategy, architecture, and implementation for complex SoCs

Develop and integrate Scan, MBIST, LBIST, Boundary Scan, and Compression techniques

Collaborate with Design, Verification, Physical Design, and Product Engineering teams

Drive ATPG generation, fault coverage analysis, and silicon bring-up activities

Mentor junior DFT engineers and lead technical reviews

Required Qualifications: Bachelor's/Master's degree in Electronics, Electrical Engineering, or related field

5+ years of hands-on DFT experience

Strong expertise in Scan Insertion, ATPG, MBIST, JTAG, and Compression methodologies

Experience with industry-standard EDA tools (Synopsys/Tessent/Cadence)

Strong debugging and problem-solving skills

Experience: 5-15 Yrs.

Preferred Location: Bangalore.

Notice Period :- 0- 30 Days (Early Joiner's are preferred).

More Info

Job Type:
Permanent Job
Industry:
Other
Function:
Electronics
Employment Type:
Full time

Key Skills

Compression methodologies

Scan Insertion
ATPG

Synopsys Tessent

EDA Tools
MBIST
Cadence

DFT strategy architecture

Jtag
Last Updated: 29-09-2026 10:43:15 PM

Similar Jobs

DFT Lead Engineerendivite technologies
E
5-7 yrs
Bengaluru, India
Skills:
verification flows, DFT architecture, ATPG, scan chains, ASIC SOC design, Scan Insertion, transition fault models, ATPG pattern generation, DFT Scan verification, Fault Simulation
DFT Lead Engineer Digital & Mixed-Signal Semiconductor DesignTexas Instruments
5-7 yrs
Bengaluru, India
Skills:
boundary scan , Perl, Scripting Languages, Python, Tcl, scan compression, JTAG IEEE 1149.1, Scan Insertion, memory BIST, DFT methodologies, DFT EDA tools, test pattern generation, ATPG, silicon bring-up, post-silicon debug, Cadence Modus Genus
DFT Lead EngineerBitSilica
8-10 yrs
Bengaluru, India
Skills:
occ, compression at core level, coverage analysis, DFT architecture, Memory-BIST, no-timing simulations, ATPG pattern generation, SSN architecture, timing simulations, Scan Insertion, clock architecture
DFT Lead EngineerQuest Global
5-7 yrs
Bengaluru, India
Skills:
simulations , coverage analysis, Timing Simulations, Scan Insertion, MBIST Simulations, Dft, SSN ATPG
Lead DFT EngineerMahindra Satyam
8-10 yrs
Bengaluru, India
Skills:
synopsys tools , MBIST Insertion Verification, ATPG Coverage Analysis Debug, Scan Insertion Compression, Boundary Scan Verification