E
DFT Lead Engineer
E
DFT Lead Engineer
endivite technologies- Posted 5 hours ago
- Be among the first 10 applicants
Job Description
We are looking for an experienced DFT Engineer with strong hands-on expertise in Scan/DFT verification and ATPG.
Location: Bangalore
Experience: 5+ years
Notice Period: Immediate to 15 days
Key Skills & Responsibilities- Hands-on experience in DFT / Scan verification
- Strong knowledge of ATPG and fault simulation
- Experience with stuck-at and transition fault models
- Good understanding of scan insertion, scan chains, and DFT architecture
- Experience in ATPG pattern generation and verification
- Ability to debug and analyze DFT/ATPG issues
- Strong understanding of ASIC/SoC design and verification flows
- Ability to work effectively in dynamic situations; candidates who can preferably work from the office are preferred
More Info
Key Skills
verification flows
DFT architecture
scan chains
transition fault models
ATPG pattern generation
DFT Scan verification
About Company
Skills:
boundary scan , Perl, Scripting Languages, Python, Tcl, scan compression, JTAG IEEE 1149.1, Scan Insertion, memory BIST, DFT methodologies, DFT EDA tools, test pattern generation, ATPG, silicon bring-up, post-silicon debug, Cadence Modus Genus
Skills:
Jtag, Compression methodologies, Scan Insertion, ATPG, Synopsys Tessent, EDA Tools, MBIST, Cadence, DFT strategy architecture
Skills:
occ, compression at core level, coverage analysis, DFT architecture, Memory-BIST, no-timing simulations, ATPG pattern generation, SSN architecture, timing simulations, Scan Insertion, clock architecture
Skills:
simulations , coverage analysis, Timing Simulations, Scan Insertion, MBIST Simulations, Dft, SSN ATPG
Skills:
synopsys tools , MBIST Insertion Verification, ATPG Coverage Analysis Debug, Scan Insertion Compression, Boundary Scan Verification