Search Jobs

Search by job, company or skills

6-12 Years
Early Applicant
Quick Apply
  • Posted 4 days ago
  • Be among the first 20 applicants

Job Description

Job Type: Full Time

Job Location: Bangalore

Experience: 6-12 years

Notice period: 0-30 days

JOB RESPONSIBILITIES:

The DFT Engineer is responsible for Hardware Design-For-Test (DFT) activities for high-performance chip designs to enable efficient high-coverage Test. This includes scan-based logic test, memory test and repair, boundary scan, and high-speed interface testing. The engineer will develop appropriate DFT methodology and flows, and work with the front-end design team to integrate and flush new DFT features & methodologies into the design and document the DFT architecture. The engineer will work on Industry-standard tools for DFT implementation, Pattern generation, Simulation and verification of the DFT features. The engineer will interface with the back-end team on timing, physical design and with the PDTE team on ATE pattern delivery & ATE silicon bring up.

REQUIREMENTS:

  • Bachelor's/Master's degree in Electrical Engineering or equivalent practical experience 8-15 years of experience in DFT/DFD flows and methodologies.
  • Experience with DFT/DFD/DFM technique.
  • Well-versed in scan insertion, ATPG, MBIST, JTAG, Scan Compression and at-speed test.
  • Strong fundamental knowledge of various Test standards (IEEE 1149.10, 1149.6, 1500, 1687) and test formats (BSDL, ICL, PDL, STIL, CTL)
  • Extensive experience with industry standard simulation, ATPG and MBIST tools
  • Knowledge of defect types, fault models and low power design methodologies
  • Knowledge of timing constraints and STA for test modes
  • Experience in DFT related verification and GLS,, SDF simulations
  • Experience in silicon bring-up, debug, and validation of DFT features on ATE, debugging ATPG patterns, Compressed ATPG patterns, MBIST and JTAG related issues
  • Experience in DFT pattern delivery, silicon bring-up, debug and validation fo DFT features on ATE.
  • Experience with scripting languages like Python, Perl, skill, tcl or equivalent to automate flows is a plus.
  • Willingness to learn new skills and apply new technologies.
  • Strong communication skills and the ability to collaborate in a global team is essential.
  • Self-motivated, ability to work independently and excel in a team environment

More Info

Job Type:
Function:
Employment Type:

Key Skills

DFT Engineer

Design For Test

DFT Methodology

DFT Flows

Scan Compression

DFT Verification

DFT Implementation

DFT Architecture

DFT Pattern Generation

Similar Jobs

4-6 yrs
Bengaluru, India
Skills:
Shell Scripting, Perl, Python, Tcl, Design Compiler, Verdi, ATPG Pattern Generation, RTL Netlist, primetime, JTAG Boundary Scan, Tessent Scan, Fault Coverage Analysis, Synopsys DFTMAX, Tessent ATPG, Tessent MBIST, Test Collateral, Siemens Tessent Tool Suite, Tessent Diagnosis, Scan Insertion, Scan Compression, MBIST Architecture Implementation
5-7 yrs
Bengaluru, India
Skills:
boundary scan , Jtag, Perl, Shell scripting, Python, Tcl, Scan Insertion, MBIST, SMS and SEQ insertion, Multi-clock DFT architectures, Scan compression, Test clocks, Transition fault pattern generation, ATPG, Resets, DFT DRC debugging, Synopsys DFT tools, Coverage closure
8-10 yrs
Bengaluru, India
Skills:
scan compression, DFT architecture, ATPG, Scan Insertion, MBIST, Cadence DFT tools, test coverage analysis
8-10 yrs
Bengaluru, India
Skills:
synopsys tools , MBIST Insertion Verification, ATPG Coverage Analysis Debug, Scan Insertion Compression, Boundary Scan Verification
8-12 yrs
Bengaluru, India
Skills:
boundary scan , Perl, Tcl, test compression, scan compression, DFT signoff, pattern optimization, test access strategies, MBIST, DFT architecture definition, ATPG, yield ramp, LBIST, first silicon bring-up