Jobs
Services
Career Solutions
Featured profileProfile highlighterCareer BoosterBest SellerResume WritingLinkedin MakeoverAI Resume StudioAI Interview CoachAI Profile EdgeCareer Success Suite
Prep
Interview Preparation
Learn
Degree ProgramsCertificationGenAI CourseVskills Certifications
Career Advice
Please enter a job title/role/skill to search
Please enter a job title/role/skill to search
  • Fresher (< 1 year)

Search by job, company or skills

DFT Engineer
QTiMinds Private Limited

DFT Engineer

QTiMinds Private Limited
5-9 Years
₹ 8 - 16 LPA
Early Applicant
Quick Apply
  • Posted 20 hours ago
  • Be among the first 10 applicants

Job Description

Job Description:

We are seeking a skilled DFT Engineer with 5-9 years of Exp with strong fundamentals and hands-on experience in test methodologies, debug, and coverage analysis.

The ideal candidate will be a collaborative team player who contributes effectively to both technical execution and team growth.

 

Key Responsibilities:

• Execute and support Design-for-Test (DFT) activities including scan insertion, ATPG, and OCC integration

• Perform DRC debug, test coverage analysis, and simulation debug across various stages of the DFT flow

• Analyze and resolve issues related to testability, fault coverage, and pattern generation

• Work with advanced DFT methodologies including SSN, IJTAG, ICL, and PDL handling

• Collaborate with cross-functional teams to ensure smooth DFT integration and issue resolution

• Contribute to continuous improvement of DFT flows, methodologies, and debug efficiency

 

Required Skills & Experience

• Strong understanding of DFT fundamentals including ATPG, scan architecture, and OCC

• Proven hands-on experience in: DRC debug / Coverage debug

• Simulation debug (various modes and scenarios)

• Exposure to SSN, IJTAG, ICL, and PDL frameworks

• Ability to analyze complex issues and provide structured debug solutions 

More Info

Job Type:
Permanent Job
Role:
Other Roles
Function:
Others
Employment Type:
Full time

Key Skills

Dft
ATPG
Scan Insertion
Jtag
Last Updated: 05-10-2026 07:21:02 AM

Similar Jobs

DFT EngineerCyient
4-6 yrs
Bengaluru, India
Skills:
Shell Scripting, Perl, Python, Tcl, Design Compiler, Verdi, ATPG Pattern Generation, RTL Netlist, primetime, JTAG Boundary Scan, Tessent Scan, Fault Coverage Analysis, Synopsys DFTMAX, Tessent ATPG, Tessent MBIST, Test Collateral, Siemens Tessent Tool Suite, Tessent Diagnosis, Scan Insertion, Scan Compression, MBIST Architecture Implementation
Lead DFT EngineerMahindra Satyam
8-10 yrs
Bengaluru, India
Skills:
synopsys tools , MBIST Insertion Verification, ATPG Coverage Analysis Debug, Scan Insertion Compression, Boundary Scan Verification
DFT EngineerCapgemini
C
8-12 yrs
Bengaluru, India
Skills:
boundary scan , Perl, Tcl, test compression, scan compression, DFT signoff, pattern optimization, test access strategies, MBIST, DFT architecture definition, ATPG, yield ramp, LBIST, first silicon bring-up
DFT EngineerALTEN Calsoft Labs
4-6 yrs
Bengaluru, India
Skills:
DFT strategies, Tessent, ATPG pattern generation, MBIST, Cadence, Synopsys, IJTAG, Scan compression
DFT Engineerleadic design pvt ltd
4-8 yrs
Bengaluru, India
Skills:
MBIST memory repair, MBIST pattern generation, Xcelium, power-aware DFT, SSN, simulation and debug, ATPG Scan, Tessent-based DFT, Tessent, non-timing simulations, Timing simulations, Advanced DFT, ATPG pattern generation, DRC violation debug fixes, LBIST, memory logic fault models, IJTAG, Retargetting coverage debug