Search by job, company or skills

  • Posted a month ago
  • Be among the first 40 applicants
Early Applicant
Quick Apply

Job Description

Description

We are seeking an experienced DFT Engineer to join our team in India. The ideal candidate will have a strong background in Design for Test methodologies and will be responsible for implementing DFT strategies for our integrated circuit designs. This role involves collaboration with various engineering teams to ensure that our products are designed for optimal testability, which is critical for achieving high-quality outcomes.

Responsibilities

  • Develop and implement Design for Test (DFT) strategies for complex IC designs.
  • Collaborate with design teams to optimize testability in the design phase.
  • Create and maintain DFT documentation and test specifications.
  • Perform DFT simulations and analyze test coverage metrics.
  • Debug and resolve DFT-related issues during the design and testing phases.
  • Work closely with manufacturing teams to ensure testability and yield improvement.

Skills and Qualifications

  • Bachelor's or Master's degree in Electrical Engineering, Electronics, or related field.
  • 5-6 years of experience in DFT methodologies and tools.
  • Strong knowledge of scan design, built-in self-test (BIST), and boundary scan techniques.
  • Proficiency in DFT tools such as Synopsys DSO.ai, Mentor Graphics Tessent, or similar.
  • Experience with RTL design and verification tools like VCS, ModelSim, or equivalent.
  • Familiarity with programming languages such as Tcl, Python, or Perl for automation tasks.
  • Good understanding of semiconductor manufacturing processes and test operations.

More Info

Job Type:
Function:
Employment Type:

Job ID: 147154631

Similar Jobs

Hyderabad, India

Skills:

FpgaDDRHigh Speed SERDESTest DevelopmentRTL Custom Logic designMBISTMixed Signal IPsVerificationATE testP R STA IntegrationPlltool development methodologySynthesisDFT EDA toolsmulti-processors SOCcharacterizationSOC Scan

Bengaluru, India

Skills:

logic bist JtagPERLShell scriptPythonE-fusePattern RetargetingBSDLPattern simulationPost Silicon debug analysisDFT architecturesIDDQChip level DFTFault ModelsATPG Pattern generationscan chain insertion and verificationSDC constructs for DFT modesDigital design conceptspattern generation for MemoriesMBISTScan Compression TechniquesJTAG IJTAGATPG coverage analysisTransition faultsstuck atscan patterns and coverage statistics

Bengaluru, India

Skills:

boundary scan VcsPerlPythonTclScan InsertionPost-silicon validationP1687TetraMaxGate level simulation debuggingATE patternsJTAG protocolsATPGTessent tool setsTestMax

Bengaluru, India

Skills:

VcsATE patternsScan InsertionTessentJTAG protocolsATPGGate level simulationPost-silicon validationP1687TestMaxTetraMax

Bengaluru, India

Skills:

DFT featuresDFT signoffIO BISTtest access mechanismsATPGScan Insertionmemory BISTtest coverage driven ATPG closure