M
Design Verification Engineer
M
- Posted 11 hours ago
- Be among the first 20 applicants
Job Description
Role : Design Verification Engineer
Work Location : Bangalore
Exp : 5+ Years
Industry : Semiconductor
Description
We are seeking a skilled Design Verification Engineer to join our team in India. The ideal candidate will have a strong background in design verification and a passion for ensuring the quality and reliability of complex systems.
Responsibilities
- Develop and execute design verification plans and test cases for complex systems.
- Analyze requirements and specifications to create comprehensive verification strategies.
- Collaborate with design and development teams to resolve issues and ensure quality.
- Utilize verification tools and methodologies to automate testing processes.
- Document test results and provide detailed reports on verification outcomes.
- Participate in design reviews and provide feedback based on verification results.
Skills and Qualifications
- Bachelor's or Master's degree in Electronics, Computer Science, or a related field.
- 5-12 years of experience in design verification or validation, preferably in semiconductor or embedded systems.
- Strong knowledge of verification methodologies such as UVM, OVM, or similar frameworks.
- Proficiency in SystemVerilog, Verilog, or VHDL for hardware description and verification.
- Experience with scripting languages such as Python, Perl, or Tcl for automation.
- Familiarity with tools like ModelSim, QuestaSim, or similar for simulation and verification.
- Understanding of digital design concepts and ASIC/FPGA architecture.
- Excellent analytical and problem-solving skills, with attention to detail.
More Info
Key Skills
Verification Planning
Testbench Development
Functional Coverage
Debugging Skills
FPGA Verification
About Company
Skills:
Verilog, VHDL, simulation debugging, DO-254, traceability validation methodologies, coverage-driven verification, systemverilog
Skills:
Perl, Verilog, Python, Cadence Incisive, Xcelium, complex testbenches, Uvm, systemverilog, Synopsys VCS, RTL design concepts, VHDL, formal verification, verification environments, Modelsim
Skills:
simvision , Tcl Scripting, Vcs, Pcie, Verdi, Xcelium, Uvm, systemverilog, APB, Questa, SVA assertion writing, AXI4, AHB, CDC verification, TLP handling
Skills:
Perl, Python, Tcl, timing calibration, Uvm, DDR5 LPDDR5 verification, error handling, systemverilog, SVA, functional coverage, power-management
Skills:
Computer Architecture, Shell, Perl, Debugging, Python, formal verification, DDR protocols, Functional Verification, Uvm, systemverilog, Rtl Design