Search by job, company or skills

Design Verification Engineer

  • Posted 4 hours ago
  • Be among the first 10 applicants

Job Description

Design Verification Engineer - Senior / Lead / Sr. Lead

Job Description:

  • Must have good knowledge on the verification flows.
  • Excellent hands-on debug skills and problem solving attitude..
  • Experience of working in complex test-bench/model in Verilog, System Verilog or SystemC
  • Experience of working on Functional Verification, SoC Verification, Emulation
  • Good in programming : System Verilog, PLI/DPI interface, C/C++, PERL/Shell script, assembly language.
  • OVM/UVM Methodology knowledge and experience
  • Must have good communication skills and the ability to work in a team environment.
  • Preferably having experience in architecture such as x86 or ARM domain based SOCs

having SOC/IP performance verification background is added plus

Experience: 4 to 12 Years

Location: Bangalore / Hyderabad

Work Mode: Work from Office (WFO)

More Info

About Company

Job ID: 153636797

Similar Jobs

Bengaluru, India

Skills:

GitMercurialSvnGLS Simulationslow power designUvm

Bengaluru, India

Skills:

UsbMacPerlPcieEthernetShell scriptingSystem VerilogPythonTclAHB-LiteUvmAMBAAxiAPB

Bengaluru, India

Skills:

UsbCanLinFlexrayPcieVerilogEthernetSystem VerilogFunctional Coverage DevelopmentUVM Testbench CodingIP SOC VerificationDesign Verification Failure DebuggingAxiCoverage ClosureAPBAssertion Checker DevelopmentTestcase Planning DevelopmentCXLAHBDigital Design

Bengaluru, India

Skills:

FpgaLogic DesignVerilogStaSynthesisPower product designTCL scriptsScan InsertionTiming Analysisdesign constraintsUvmATPG generationregression frameworksformal verificationTiming Constraintssynthesis scriptsABVRTL Codingmicro-architectureFunctional VerificationSystem-VerilogDigital Verification

Bengaluru, India

Skills:

JtagCVerilogSystem VerilogUvm

Beware of Scammers

We don’t charge money for job offers