Search by job, company or skills

Design Verification Engineer

  • Posted 55 minutes ago
  • Be among the first 10 applicants

Job Description

Attention Design Verification Engineers ! Elevate your career to new horizons ! Your quest concludes here – embrace the chance to embark on a transformative journey with Digicomm Semiconductor Private Limited as your next professional milestone.

Responsibilities

  • Hands On Experience, in IP/SOC Verification
  • Have Experience of one or more Project Cycles including Tape Outs
  • Design & Verification Failure Debugging Skills
  • Verilog, System Verilog, & UVM Testbench Coding
  • Functional Coverage Development, & Coverage Closure
  • Assertion/Checker Development
  • Testcase Planning & Development
  • Practical Knowledge of Protocols like: PCIe, Ethernet, CXL, USB, CAN, LIN, FlexRay, AXI, AHB, APB
  • Concepts in Digital Design
  • Problem Solving & Analytical Skills

Qualifications : BTECH/MTECH

Experience : The Engineers with 2 to 8 years of Experience 

More Info

Job Type:
Function:
Employment Type:

Job ID: 153619057

Similar Jobs

Bengaluru, India

Skills:

UsbMacPerlPcieEthernetShell scriptingSystem VerilogPythonTclAHB-LiteUvmAMBAAxiAPB

Bengaluru, India

Skills:

UsbFpgaPciePerlPythonhigh performance industry standard IO interfacesemulator software environmentscoverage driven verificationdirected constrained-random testsUvmsystemverilogMIPIformal verificationtest bench infrastructureFPGA and emulation platformsAMBAtransaction level modelingAXI4

Bengaluru, India

Skills:

FpgaLogic DesignVerilogStaSynthesisPower product designTCL scriptsScan InsertionTiming Analysisdesign constraintsUvmATPG generationregression frameworksformal verificationTiming Constraintssynthesis scriptsABVRTL Codingmicro-architectureFunctional VerificationSystem-VerilogDigital Verification

Bengaluru, India

Skills:

Test PlanningCSystemcShellVerilogTclPythonpower-aware verification using UPFsystemverilogNoC bus and interconnect verificationassertionstransaction-level modelingUVM-based testbench developmentconstrained-random verificationformal verification

Bengaluru, India

Skills:

Test PlanningOvmDebuggingCHIUvmsystem simulation toolsAHBUVM-based test benchesSoC design verificationAPBAxiemulation modelsAMBA protocols

Beware of Scammers

We don’t charge money for job offers