Search by job, company or skills

ASIC Engineer Design

Meta Platform
2-6 Years
Bengaluru
Quick Apply
  • Posted 3 days ago
  • Over 50 applicants have applied

Job Description

Job description

ASIC Engineer Design Responsibilities

  • Architecture exploration
  • Micro-architecture development
  • RTL development using Verilog, System Verilog and HLS
  • Lint, CDC, Synthesis, Power Optimization
  • Soft and hard IP identification, selection and integration
  • Collaboration with verification and emulation teams in test plan development and debug
  • Collaboration with implementation team to close the design on timing and power

Minimum Qualifications

  • At least 7+ years of silicon development experience
  • Track record of first-pass success in ASIC Development
  • Experience with Verilog or System Verilog
  • Experience in one of these skills: Micro-architecture and RTL development for complex control and data path IPs, OR Experience in SoC Micro-architecture, Design and Integration, OR Implementation, Power methodology development
  • Experience working across multiple projects
  • Bachelors degree in Computer Science, Computer Engineering, relevant technical field, or equivalent practical experience.

Preferred Qualifications

  • Experience in data path development
  • Experience in CPU, NOC, Memory and Peripheral Subsystems
  • Experience in HLS
  • Experience with Synthesis, Timing Closure and Formal Verification Methodology
  • Experience with Power Analysis and Optimization
  • Experience with scripting languages (TCL, Python, Perl, Shell-scripting)

About Company

Job ID: 109131243

Last Updated: 28-08-2026 05:23:09 AM
Homejobs in Bengaluru / BangaloreASIC Engineer Design

Similar Jobs

ASIC Engineer, Design Verification

Meta Platform
Bengaluru

Skills:

Design Verification, ASIC Design, Verification Planning, systemverilog, Rtl Design

ASIC Engineer, Design Verification

META
Bengaluru, India

Skills:

Tcl, Python, Perl, systemverilog, System Verilog Assertions, Emulation

ASIC Engineer, Design

Meta
Bengaluru, India

Skills:

power optimization , Cpu, Noc, Tcl, Verilog, Networking, System Verilog, Python, Perl, LINT, Synthesis, High-Level Synthesis, Micro-architecture Development, Peripheral Subsystems, cdc, RTL Coding, Formal Verification Methodology, Timing Closure, Shell-scripting, power analysis

ASIC RTL Design Engineer

Tesla
Bengaluru, India

Skills:

Area and power-efficient complex RTL design, High performance low latency high bandwidth design techniques, Low power microarchitecture techniques, Experience with simulators and waveform debug tools, Verilog RTL logic design, Knowledge of logic design principles including timing and power implications

ASIC Design Engineer - RTL and Circuits

nvidia ai
Bengaluru, India

Skills:

rtl development , power delivery , Verilog, ASIC design flow, Dft, mixed-signal chips, Behavioral Circuit Modeling, Timing Analysis, Custom Digital Design, power management solutions, System-Verilog

Beware of Scammers

We don’t charge money for job offers

Know More