ASIC Engineer, Design
- Posted a month ago
- Be among the first 50 applicants
Job Description
Job description
Meta is looking for ASIC Engineer, Design to join our dynamic team and embark on a rewarding career journey.
- Develop and implement ASIC design methodologies, including design, verification, and testing Collaborate with cross-functional teams to identify and understand requirements and develop solutions that meet business needs Develop and maintain design specifications, test plans, and documentation Participate in the full ASIC development cycle, including architecture, RTL design, verification, and synthesis Perform design optimization and analysis to ensure optimal performance and power efficiency Ensure compliance with industry standards and guidelines. Strong knowledge of ASIC design methodologies and tools. Excellent communication and interpersonal skills Strong analytical and problem-solving skills
More Info
Job Type:
Industry:
Employment Type:
About Company
Skills:
Routing, Sta, CTS, floorplanning, EM, Ir, LVS, Physical Implementation, RTL-to-GDSII flow, Synthesis, Physical Design, Placement, Si, DRC
Skills:
Hard IP integration, Clock and Power distribution, STA setup convergence methodology, Multi-Mode and Multi-corner designs, Power Integrity Analysis, Hierarchical design implementation, Automation scripts within STA tools, Timing Closure, Floor Planning, ASIC Physical implementation, Global signal planning, Physical convergence
Skills:
Advanced PowerPoint, Storytelling Structure, Analytical and Problem-Solving Skills, Design Thinking, Stakeholder Management
Skills:
Pcie, Verilog, Networking Protocols, Static timing analysis, Timing closure methodologies, RDC analysis, RTL implementation, Synthesis, AMBA-AXI, Power methodology development, systemverilog
Skills:
power optimization , Cpu, Noc, Tcl, Verilog, Networking, System Verilog, Python, Perl, LINT, Synthesis, High-Level Synthesis, Micro-architecture Development, Peripheral Subsystems, cdc, RTL Coding, Formal Verification Methodology, Timing Closure, Shell-scripting, power analysis