Search by job, company or skills

Analog Layout Engineer

Analog Layout Engineer

Tessolve
4-8 Years
Not Disclosed

This job is no longer accepting applications

Job Description

Title/Position: Analog Layout Engineer

Experience: 4-8 years

Location: Bangalore / Hubli

About Us

Tessolve Semiconductors, a venture of Hero Electronix, is a Design and Test Engineering Service Company providing End to End Solutions from Product Engineering, Software, Hardware, Wireless, Automotive and Embedded Solutions.

Tessolve offers a unique combination of pre-silicon and post-silicon expertise to provide an efficient turnkey solution for silicon bring-up, spec to the product. With 3500+ employees worldwide, Tessolve provides a one-stop-shop solution with full-fledged hardware and software capabilities,

including its advanced silicon and system testing labs. Tessolve offers a Turnkey ASIC Solution, from design to packaged parts. We have a global presence with office locations in the United States, India, Singapore, Malaysia, Germany, United Kingdom, China, UK, Japan, Thailand, Philippines, and Test Labs in India, Singapore, Malaysia, Austin, San Jose. Tessolve offers a highly competitive compensation and benefits along with an electric work environment to scale one's intellect, skills and growth.

Qualification : BE/BSC/Diploma

Technical Skillset Required

  • 4-8 years experience in Mixed Signal and Analog Layout.
  • Conversant with Cadence Tools and Mentor Tools(Calibre)
  • Experience with higher nodes like 180/150/130nm and below preferable.
  • Experience on Dongbu PDK.
  • Experience with layout of Analog blocks (reference, amplifier, data converters) is critical
  • Experience with BCD process.

Tessolve offers a highly competitive compensation and benefits along with an electric work environment to scale one's intellect, skills, creates and environment for people who thrive for success and grow with the organization's growth. Tessolve has something unique to offer to everyone depending on their interest levels.

Disclaimer

At Tessolve, we are committed to fostering a workplace that embraces and celebrates diversity in all its forms. We believe that diverse teams drive innovation, creativity, and success. We are dedicated to creating an inclusive environment where all employees, regardless of their race, color, religion, gender, gender identity or expression, sexual orientation, national origin, genetics, disability, age, or veteran status, feel valued and respected. We believe in fair and equitable treatment for all employees and aim to eliminate any biases or barriers that may hinder personal or professional growth.

More Info

Job Type:
Employment Type:

Key Skills

BCD process

Mentor Tools Calibre

Mixed Signal and Analog Layout

Dongbu PDK

layout of Analog blocks reference amplifier data converters

About Company

Similar Jobs

5-10 yrs
Bengaluru, India
Skills:
Debugging, Physical Verification Tools, PEX, FinFET, LVS, Layout Optimization, ERC, DRC, Post-layout Verification, Analog Custom Layout, High-performance Analog Mixed-Signal Blocks, Advanced Technology Nodes, Cadence Virtuoso
8-10 yrs
Bengaluru, India
Skills:
Analog layout design, Cadence Tools, FinFet experience, Debugging DRC, LVS, RF layout, Analog layout concepts for deep sub-micron processes, Floorplan, TSMC processes, Top-level integration, and antenna errors
5-7 yrs
Bengaluru, India
Skills:
post-layout simulation, analog circuit theory, DRC, Mentor Graphics, analog and mixed-signal AMS design, LVS, Synopsys, Cadence Virtuoso, Analog Layout, semiconductor device physics
5-7 yrs
Bengaluru, India
Skills:
Synopsys IC Validator, 7nm FinFET technology, multi-patterning awareness, Cadence Virtuoso Layout Suite, Cadence Pegasus, high-speed analog and mixed-signal layout design, Calibre DRC LVS PEX, device matching, LVS, extracted netlists, Custom Compiler, ERC checks, DRC, parasitic optimization, reliability rules
5-7 yrs
Bengaluru, India
Skills:
shielding , ESD latch-up prevention, Layout verification tools, Analog Custom Layout Design, Advanced process nodes foundry rules, Common centroid, TI Texas Instruments project environment, DRC LVS ERC EM IR checks, Cadence Virtuoso, Matching symmetry, Guard rings