Search by job, company or skills

cortex consultants llc

Analog Layout Engineer

Save
  • Posted 20 hours ago
  • Be among the first 10 applicants
Early Applicant

Job Description

Job Title: Analog Layout Engineer

Experience: 5+ Years

Location: Bangalore

Job Description

We are looking for an experienced Analog Layout Engineer with 5+ years of experience in custom/analog layout design. Candidate should have strong hands-on experience in TI (Texas Instruments) project environment / TI-based project exposure, along with expertise in layout implementation, verification, and tapeout support for analog and mixed-signal blocks.

Key Responsibilities

  • Work on Analog / Custom Layout for blocks such as PLL, ADC, DAC, LDO, Bandgap, SRAM, IO, and other mixed-signal circuits
  • Perform layout floorplanning, device matching, routing, shielding, and parasitic-aware layout design
  • Ensure layout follows DRC, LVS, ERC, and EM/IR design rules and quality standards
  • Collaborate with circuit designers, verification, and PV teams for layout closure
  • Handle block-level and top-level layout integration
  • Support tapeout activities and signoff closure
  • Optimize layout for area, performance, reliability, and manufacturability

Required Skills:

  • 5+ years of experience in Analog / Custom Layout Design
  • Hands-on experience in TI project / Texas Instruments project environment
  • Strong knowledge of matching, symmetry, shielding, common centroid, guard rings, ESD, latch-up prevention
  • Experience in DRC, LVS, ERC, EM/IR checks and fixing layout issues
  • Good understanding of analog and mixed-signal design concepts
  • Experience with Cadence Virtuoso and related layout verification tools
  • Familiarity with advanced process nodes / foundry rules

More Info

Job Type:
Industry:
Function:
Employment Type:

Job ID: 150873229

Similar Jobs

Bengaluru, India

Skills:

bandgap references Common-centroid layoutADC DAC-related circuitsParasitic effectsAmplifiersLVSphysical verification sign-off flowsESD and latch-up considerationsTSMC process nodesDifferential PairsAnalog Mixed-Signal Layout DesignInterdigitationERCCurrent MirrorsDRCCadence VirtuosoDevice matching techniquesLDOs

Bengaluru, India

Skills:

post-layout simulationDRCMentor Graphicsanalog and mixed-signal AMS designLVSSynopsysCadence VirtuosoAnalog Layout

Bengaluru, India

Skills:

matching shielding TclPerlClock RoutingResistance and capacitance reductionEMIR simulationsCadence Virtuososignal flowHigh-Speed Analog Custom layout developmentMentorBias and Power routing

Bengaluru, India

Skills:

Cadence VirtuosoEMIR simulationsCustom layoutsMentor

Bengaluru, India

Skills:

analog layout conceptsMentor CalibreCadence Virtuoso XLFinFET technologies