Search by job, company or skills

leadsoc technologies pvt ltd

STA Lead

Save
  • Posted 19 hours ago
  • Be among the first 10 applicants
Early Applicant

Job Description

STA Lead

Location: Bengaluru, India

Experience: 6–10 Years

Role Overview

We are seeking a highly skilled STA Lead to drive timing closure and signoff for complex SoC, CPU, AI/ML, and high-performance computing designs at advanced technology nodes. This is a hands-on technical role focused on timing analysis, signoff quality, methodology development, and achieving first-pass silicon success.

Key Responsibilities

  • Own block and subsystem-level STA closure from synthesis through signoff.
  • Drive timing budgeting, constraints development, MCMM analysis, and timing convergence.
  • Analyze and resolve setup/hold, OCV/AOCV/POCV, CRPR, crosstalk, CDC, and timing ECO challenges.
  • Collaborate closely with RTL, synthesis, physical design, CTS, SI, and signoff teams to achieve timing closure.
  • Support timing signoff reviews and tapeout readiness activities.
  • Develop automation and productivity improvements using scripting.

Required Skills & Qualifications

  • B.E./B.Tech/M.E./M.Tech in Electronics, Electrical Engineering, VLSI, or related fields.
  • 6–10 years of experience in STA, timing closure, and signoff for advanced-node SoC designs.
  • Strong expertise in:
  • Static Timing Analysis (STA)
  • MCMM Timing Closure
  • OCV/AOCV/POCV, CRPR
  • SDC Constraints Development & Validation
  • Crosstalk and Noise Analysis
  • Clock Architecture and CTS
  • Timing ECO Methodologies
  • RTL-to-GDSII Implementation Flow
  • Hands-on experience with PrimeTime, Tempus, Fusion Compiler, Innovus, and Tcl/Python/Perl scripting.
  • Experience with CPU, GPU, AI Accelerator, Networking, or High-Performance SoC designs is highly desirable.
  • Proven track record of driving timing closure and supporting successful tapeouts.

Preferred

  • Experience mentoring junior engineers and leading timing closure activities.
  • Strong debugging, analytical, and problem-solving skills.
  • Exposure to advanced technology nodes (7nm/5nm/3nm) and silicon correlation activities.

Join us to solve challenging timing problems and enable the next generation of high-performance semiconductor products.

More Info

Job Type:
Industry:
Function:
Employment Type:

Job ID: 150873175

Similar Jobs

Bengaluru, India

Skills:

AOCV POCV SOCV analysisMonte Carlo simulationsYield AnalysisTiming ClosureIR drop analysisTiming Marginings

Bengaluru, India

Skills:

DMSA full chip and custom scripts for timing fixesPre Post-layout constraint developmentIP level constraint integrationTempusRC Balancing and scaling analysis of critical data pathsRC C model selection understandingprimetimeAbstraction expertise like Hyperscale ILM ETMRC Balancing and scaling analysis of full chip clockEDA tool-specific scriptingSTA timing closure methodologiesMulti-voltage Switching aware corner definitions

Bengaluru, India

Skills:

synopsys primetime Synopsys FusionCompilerTiming Signoff ToolsPhysical Design FlowSDC ProficiencyAI ML IntegrationAdvanced Node ExperienceAdvanced Clocking

Bengaluru, India

Skills:

Perl scriptingSynthesisPhysical DesignprimetimeFunctional and DFT modesFlow automationSoC design and implementation methodologyConstraint developmentDigital ASIC design

Bengaluru, India

Skills:

Synthesis Flow setupTempus flowsLEC flow setupGenus flowsSynthesis flowsSTA timing ECOsSTA flow setupConstraints clockstiming convergenceSTA flowsPost-Scan Synthesis netlistSTA timing checks