Search Jobs
Search by job, company or skills
Search by job, company or skills
12-14 yrs of work experiences in VLSI domain with Master's/bachelor's degree in engineering Strong expertise in Verilog, HVL(SV, Specman e) with UVM/OVM/eRM methodology Expertise in assertions development/closure, constraint randomization, functional and code coverages, formal verification Expertise in test-bench development Strong RTL and GLS (w/ or w/o SDF) sim debug skills Should be able to manage project schedule and delivery independently
Should be good in Perl/Tcl scripting and automation
Job ID: 125407875
Skills:
testbench development, UVM methodology, test plan reviews, debugging complex IP designs, systemverilog
Skills:
automation, Ovm, Tcl Scripting, Verilog, Perl, HVL, GLS, Uvm, RTL, SV, Specman, SDF sim debug, test-bench development, functional and code coverages, closure constraint randomization, assertions development, eRM methodology, formal verification
We don’t charge any money for job offers
