Jobs
Services
Career Solutions
Featured profileProfile highlighterCareer BoosterBest SellerResume WritingLinkedin MakeoverAI Resume StudioAI Interview CoachAI Profile EdgeCareer Success Suite
Prep
Interview Preparation
Learn
Degree ProgramsCertificationGenAI CourseVskills Certifications
Career Advice
Please enter a job title/role/skill to search
Please enter a job title/role/skill to search
  • Fresher (< 1 year)

Search by job, company or skills

Senior RTL Design Engineer
ALTEN Calsoft Labs

Senior RTL Design Engineer

ALTEN Calsoft Labs
5-7 Years
Not Disclosed

This job is no longer accepting applications

Job Description

Job Location: Bangalore

Notice Period: 15 days to 30 Days

Minimum: 5+ Years

1.Experience in Low power RTL design, microarchitecture, synthesis, timing closure, Low power estimation. Should be proficient in Verilog.

2. Should have experience in optimization of microarchitecture and RTL for area and power reduction. Experience with Arithmetic units, Floating point datapath design is a plus.

3. Should have experience using ASIC design tools such as VCS, Verdi, Design Compiler. Knowledge of power estimation tools(such as Spyglass, PTPX), scripting languages (Shell, Perl, Python), C language is a plus.

4. Experience with hardware architecture exploration, performance modelling will be a big plus.

5. Prior experience in Machine learning/Artificial Intelligence domain and/or DRAM Memory controllers is a plus.

6.Must have experience in Lint and CDC.

7.Must have RTL Design worked on PCIe/CXL

More Info

Job Type:
Permanent Job
Industry:
Other
Function:
Semiconductor Design
Employment Type:
Full time

Key Skills

Low power estimation

Low power RTL design

Microarchitecture synthesis

LINT
Timing Closure
Rtl Design

CXL

cdc
Verilog
Pcie

About Company

Last Updated: 16-09-2026 06:51:46 PM

Similar Jobs

Senior RTL Design EngineerTexas Instruments
2-5 yrs
Bengaluru, India
Skills:
rtl development , static timing analysis, Verilog, Digital Signal Processing, LINT, Synthesis, Debug, LEC, Simulation, Matlab modeling, FPGA prototyping
Senior SoC RTL Design EngineerMythic
3-5 yrs
Bengaluru, India
Skills:
Computer Architecture, Timing Constraints, digital RTL design, RTL microarchitecture, architecture experience on advanced SoCs, clocking and reset methodologies
IP RTL Senior Design EngineerIntel Corporation
8-10 yrs
Bengaluru, India
Skills:
telemetry , Verilog, System Verilog, Debug, secure MMIO access-control, AXI-Lite, transaction error handling, Axi, APB, EDA Tools, parity ECC schemes, RTL Coding, privilege-based filtering, firewall logic, RAS concepts, Mentor Graphics, Cadence, Synopsys