Search by job, company or skills

Senior DFT Engineer

Senior DFT Engineer

L&T Technology Services
5-7 Years
Not Disclosed
Early Applicant
  • Posted 19 hours ago
  • Be among the first 10 applicants

Job Description

Job Title: DFT Engineer Location:

Location: Bengaluru

Experience: 5+ Years Technical Requirements:

• DFT Implementation: Strong expertise in implementing DFT architectures, including Scan Insertion, ATPG (Automatic Test Pattern Generation), and MBIST/ LBIST for SoC designs.

• Test Coverage Optimization: Experience in optimizing test coverage while minimizing test cost and pattern volume.

• Scan & Compression Techniques: Proficient in scan chain design, scan compression techniques, and reducing test data volume.

• Boundary Scan (IEEE 1149.1): In-depth knowledge of boundary scan standards and implementation.

• Fault Models: Familiarity with various fault models (stuck-at, transition, path delay, etc.) and their application in test generation.

• DFT Tools: Hands-on experience with DFT tools like Synopsys TetraMAX, Mentor Graphics Tessent, Cadence Modus, etc.

• Scripting & Automation: Proficiency in scripting languages (e.g., Perl, Python, TCL) for DFT automation tasks.

• Sign-Off: Experience with DFT sign-off procedures, including coverage analysis, vector generation, and fault simulation.

• Post-Silicon Validation: Knowledge of silicon bring-up, ATE (Automatic Test Equipment), and post-silicon validation techniques. Expectations from the Role:

• Technical Expertise: Demonstrated expertise in DFT methodologies, with the ability to implement robust DFT solutions across complex SoC designs.

• Problem-Solving: Strong analytical and problem-solving skills, particularly in diagnosing and resolving DFT-related issues.

• Collaboration: Effective communication and teamwork skills, with the ability to work closely with RTL designers, verification teams, and physical design teams.

• Innovation: Ability to innovate and improve existing DFT methodologies, driving advancements in test coverage and efficiency.

• Attention to Detail: High attention to detail, ensuring that all test structures are correctly implemented and verified.

• Project Management: Ability to manage multiple projects, prioritize tasks effectively, and ensure timely delivery of high-quality DFT solutions.

More Info

Job Type:
Industry:
Function:
Employment Type:

Key Skills

Scan Compression Techniques

DFT Tools

Sign-Off

Scripting Automation

DFT Implementation

Boundary Scan IEEE 1149.1

Test Coverage Optimization

Post-Silicon Validation

Similar Jobs

7-9 yrs
Bengaluru, India
Skills:
Gate Level Simulations, stuck-at transition, Scan Insertion, memory repair solutions, MBIST, JTAG boundary scan, bridge path delay, DFT architecture, EDA Tools, DRC, IEEE 1149.1, ATPG pattern generation, scan chain stitching, DFT rule checks
5-7 yrs
Bengaluru, India
Skills:
Python, Perl, Logic Design, Uvm, Post Silicon Testing, SV, DFT Engineering, Architecture Verification, Constrained random testing, Profiling Tools, Coverage metrics
8-10 yrs
Bengaluru, India
Skills:
retargeting , boundary scan , DFT architecture, pattern generation validation, MBIST, EDT OCC integration, Boundary Scan JTAG, Scan Architecture, IJTAG, DFT implementation debug, scan implementation, Memory IP Test Simulations
4-8 yrs
Bengaluru, India
Skills:
Scan, scripting skills in Perl, tessent DFT, DFT architecture definition, HDLs, Genus, MBIST, Cadence digital implementation tools, Tempus, JTAG boundary scan, ATPG flow implementation
9-11 yrs
Bengaluru, India
Skills:
DFT DRC, DFT architecture, Scan Insertion, MBIST Implementation, SoC-level DFT Integration, ATPG, Fault Coverage Analysis, Scan Compression, JTAG IEEE 1149.1, Debug