Search by job, company or skills

Senior Design Verification Engineer

Senior Design Verification Engineer

Tata Consultancy Services
7-10 Years
Not Disclosed

This job is no longer accepting applications

Job Description

Senior Design Verification Engineer:

Exp : 5–10 years experience

Location: Hyderabad

You will be responsible for verifying DDR4/5 memory controllers and AXI input interfaces for IP-level designs, ensuring full protocol compliance, error handling, data integrity and performance computation for high-speed DDR interfaces.

Education/Experience

  1. B.E/B.Tech or M.E/M.Tech in Electronics, Electrical, or Computer Engineering.
  2. 7–10 years experience in SoC or IP-level verification (memory subsystems preferred).

Technical Skills

  1. Strong knowledge of DDR protocol (JEDEC specifications).
  2. Experience with SystemVerilog, UVM, and verification methodology.
  3. Hands-on with simulation tools like Synopsys VCS, Cadence Xcelium, or Mentor Questa.
  4. Good understanding of memory controller architecture and timing parameters (setup/hold, tRCD, tRP, etc.).
  5. Knowledge of AXI protocol and its integration with DDR controller.
  6. Familiarity with assertions (SVA), scoreboarding, and functional coverage.
  7. Familiarity with GLS is a plus.

Key Responsibilities

  1. Develop and maintain SystemVerilog UVM-based verification environments for DDR4/DDR5 memory controller and PHY IP.
  2. Define verification plans, design test benches, and create directed and constrained-random testcases.
  3. Write and debug testcases and sequences for DDR protocol features (read/write operations, refresh, training, power-down modes).
  4. Validate ECC, parity, and command/address/data integrity mechanisms.
  5. Develop and debug scoreboards, assertions (SVA), and checkers for data integrity and protocol correctness.
  6. Integrate AXI, APB VIPs with DDR subsystem.
  7. Perform coverage analysis (code, functional, assertion) to ensure verification completeness.
  8. Debug RTL and simulation failures using waveform analysis (SimVision, Verdi).
  9. Work with design teams to debug RTL and root-cause functional/timing issues in RTL and GLS.
  10. Collaborate with post-silicon and firmware teams for memory bring-up and validation.

Soft Skills

  1. Strong analytical and debugging skills.
  2. Able to deliver tasks independently.
  3. Good documentation and communication ability.
  4. Comfortable collaborating across design, validation, and firmware teams.

More Info

Job Type:
Industry:
Function:
Employment Type:

Key Skills

scoreboarding

memory controller architecture

AXI protocol

assertions SVA

DDR protocol JEDEC specifications

functional coverage

Similar Jobs

5-7 yrs
Hyderabad, India
Skills:
Noc, Usb, Vcs, DDR, Shell, Perl, Pcie, Ethernet, Python, Verdi, IUS, UVM environments, SystemVerilog UVM, GLS, coverage closure, debug tools, testbench architecture, Axi, IP SOC verification, Questa, CXL, CPU-based verification
4-8 yrs
Hyderabad, India
Skills:
C DPI Development, Hardware-Software Integration, Debugging Expertise, Scripting and Automation, Verification Planning, Uvm, systemverilog, SoC Verification, Coverage-Driven Verification
5-10 yrs
Hyderabad, India
Skills:
Vcs, System Verilog, Verdi, DVE, Xcelium, Questa, Uvm, SVA assertions
7-9 yrs
Hyderabad, India
Skills:
Usb, Nvme, DDR, Shell, Perl, Pcie, Verilog, Ethernet, Python, System Verilog, Tcl, UPF Low Power Verification, CHI, Linux development environments, Uvm, formal verification, ASIC design flows, Axi, CXL, NLP Testbench Verification, System Verilog Assertions
12-14 yrs
Hyderabad, India
Skills:
Version Control Systems, Soc Architecture, Asic Design Verification, BFMs, UVCs, Regression automation, Functional and code coverage methodologies, Uvm, SoC IP verification environments, systemverilog, VIPs