Search by job, company or skills

Senior Design Verification Engineer

Early Applicant
  • Posted 16 days ago
  • Be among the first 10 applicants

Job Description

Senior Design Verification Engineer:

Exp : 5–10 years experience

Location: Hyderabad

You will be responsible for verifying DDR4/5 memory controllers and AXI input interfaces for IP-level designs, ensuring full protocol compliance, error handling, data integrity and performance computation for high-speed DDR interfaces.

Education/Experience

  1. B.E/B.Tech or M.E/M.Tech in Electronics, Electrical, or Computer Engineering.
  2. 7–10 years experience in SoC or IP-level verification (memory subsystems preferred).

Technical Skills

  1. Strong knowledge of DDR protocol (JEDEC specifications).
  2. Experience with SystemVerilog, UVM, and verification methodology.
  3. Hands-on with simulation tools like Synopsys VCS, Cadence Xcelium, or Mentor Questa.
  4. Good understanding of memory controller architecture and timing parameters (setup/hold, tRCD, tRP, etc.).
  5. Knowledge of AXI protocol and its integration with DDR controller.
  6. Familiarity with assertions (SVA), scoreboarding, and functional coverage.
  7. Familiarity with GLS is a plus.

Key Responsibilities

  1. Develop and maintain SystemVerilog UVM-based verification environments for DDR4/DDR5 memory controller and PHY IP.
  2. Define verification plans, design test benches, and create directed and constrained-random testcases.
  3. Write and debug testcases and sequences for DDR protocol features (read/write operations, refresh, training, power-down modes).
  4. Validate ECC, parity, and command/address/data integrity mechanisms.
  5. Develop and debug scoreboards, assertions (SVA), and checkers for data integrity and protocol correctness.
  6. Integrate AXI, APB VIPs with DDR subsystem.
  7. Perform coverage analysis (code, functional, assertion) to ensure verification completeness.
  8. Debug RTL and simulation failures using waveform analysis (SimVision, Verdi).
  9. Work with design teams to debug RTL and root-cause functional/timing issues in RTL and GLS.
  10. Collaborate with post-silicon and firmware teams for memory bring-up and validation.

Soft Skills

  1. Strong analytical and debugging skills.
  2. Able to deliver tasks independently.
  3. Good documentation and communication ability.
  4. Comfortable collaborating across design, validation, and firmware teams.

More Info

Job Type:
Industry:
Function:
Employment Type:

Job ID: 151583457

Similar Jobs

Hyderabad, India

Skills:

NvmeUsbShellTclVerilogSystem VerilogEthernetPythonPciePerlDDRUPF Low Power VerificationSystem Verilog AssertionsUvmLinux development environmentsCHIformal verificationCXLAxiNLP Testbench VerificationASIC design flows

Hyderabad, India

Skills:

MakefileOctaveMATLABDigital Signal ProcessingScripting LanguagesPerlPythonfunctional code coverage analysisUVM-based testbench infrastructureHW emulationFPGA prototypingformal verificationfunctional cover point developmentPower aware simulationsgate level simulationsAPB protocolIP and SoC level verificationassertion development

Hyderabad, India

Skills:

CPerlPythonSystem Verilogformal verification toolsMicroarchitectureSOC integrationUvm

Hyderabad, India

Skills:

arm architecture CEthernetPcieUsbDDRHBMUvmSoC DV executionassertion-based formal verification toolsTLMs in SystemChardware emulation support

Hyderabad, India

Skills:

System VerilogCoverage modelsDV methodologyTestbench designUvm

Beware of Scammers

We don’t charge money for job offers