Search by job, company or skills

Senior Design Verification Engineer

  • Posted 5 hours ago
  • Be among the first 10 applicants

Job Description

SSOC Design Verification Engineer - Senior / Lead / Sr. Lead

Experience: 5 to 12 Years

Location: Hyderabad / Bangalore

Job Requirement

  • Must have good knowledge on the verification flows
  • Excellent hands-on debug skills and problem solving attitude.
  • Experience of working in complex test-bench/model in Verilog, System Verilog or SystemC.
  • Experience of working on Functional Verification, SoC Verification, Emulation
  • Good in programming : System Verilog, PLI/DPI interface, C/C++, PERL/Shell script, assembly language
  • OVM/UVM Methodology knowledge and experience
  • Must have good communication skills and the ability to work in a team environment.
  • Preferably having experience in architecture such as x86 or ARM domain based SOCs
  • having SOC/IP performance verification background is added plus.

About Company

ACL Digital, a leader in digital engineering and transformation, is part of the ALTEN Group. At ACL Digital, we empower organizations to thrive in an AI-first world. Our expertise spans the entire technology stack, seamlessly integrating AI and data-driven solutions from Chip to cloud. By choosing ACL Digital, you gain a strategic advantage in navigating the complexities of digital transformation. Let us be your trusted partner in shaping the future.

www.acldigital.com

More Info

Job Type:
Function:
Employment Type:

About Company

Job ID: 153636611

Similar Jobs

Hyderabad, India

Skills:

Scripting LanguagepythonUarttest cases codingSVUvmIJTAG protocolAxiBUS ProtocolsAPBCode and Functional coverage analysisTest bench development

Hyderabad, India

Skills:

NocUsbVcsDDRShellPerlPcieEthernetPythonScriptingVerdiIUSUvmGLSsystemverilogdebug toolsAxiIP SOC verificationQuestaCXLCPU-based verification

Hyderabad, India

Skills:

UsbCDebuggingObject Oriented ProgrammingWriting Test CasesDDREthernetPerlPcieTclFunction coverageCoverage driven verificationIP Subsystem SOC ASIC VerificationAxiCode coverage analysisTest bench developmentCXLSimulationEth

Hyderabad, India

Skills:

NvmeUsbShellTclVerilogSystem VerilogEthernetPythonPciePerlDDRUPF Low Power VerificationSystem Verilog AssertionsUvmLinux development environmentsCHIformal verificationCXLAxiNLP Testbench VerificationASIC design flows

Hyderabad, India

Skills:

ShellVersion Control SystemsScriptingSystem VerilogPythonSoc ArchitecturePerlperformance featuresfunctional and code coverage methodologiesAdvanced SystemVerilogX86 based SOC DVUvmcoverage closureSecurityBFMsUVCspower managementregression automationmemory subsystemsDebuginterconnectsSoC IP verification environmentsAsic Design Verificationdebugging skillsSoC verification methodologiessimulation and verification toolsVIPs

Beware of Scammers

We don’t charge money for job offers