Search by job, company or skills

ALTEN Calsoft Labs

Senior Design Verification Engineer

Save
  • Posted 3 months ago
  • Be among the first 10 applicants
Early Applicant

Job Description

Senior Design Verification Engineer

Location: Bangalore.

Experience: 4 to 10 Years.

Notice Period: Any.

  • Perform verification of complex digital designs at block and system level.
  • Develop testbenches using SystemVerilog/UVM for simulation and debugging.
  • Create and execute comprehensive test plans for functional verification.
  • Achieve coverage targets using code and functional coverage metrics.
  • Work closely with RTL design and architecture teams to identify issues.
  • Debug simulation failures and trace root causes effectively.
  • Run regressions and maintain automated verification flows.
  • Familiarity with formal verification and assertion-based techniques.
  • Proficient in tools like VCS, Questa, Verdi, and waveform viewers.
  • Experience with scripting languages like Python, Perl, or Tcl.
  • Strong analytical, problem-solving, and communication skills.
  • Bachelor's or Master's degree in Electronics, Electrical, or related field.

About Company:

ACL Digital, a leader in digital engineering and transformation, is part of the ALTEN Group. At ACL Digital, we empower organizations to thrive in an AI-first world. Our expertise spans the entire technology stack, seamlessly integrating AI and data-driven solutions from Chip to cloud. By choosing ACL Digital, you gain a strategic advantage in navigating the complexities of digital transformation. Let us be your trusted partner in shaping the future.

More Info

Job Type:
Function:
Employment Type:

About Company

Job ID: 144764827

Similar Jobs

Bengaluru, India

Skills:

FpgaPerlPythonobject-oriented programmingRTLemulation platformstest plan developmentUvmautomation scriptssystemverilog

Bengaluru, India

Skills:

PerlVerilogPythonTclVHDLUvmsystemverilog

Bengaluru, India

Skills:

MakefilePerlRubyPythonobject-oriented programmingsimulation debuggingpower aware simulationASIC verification toolsUvmsystemverilogC-DPIAxilintingAMBAAHB

Bengaluru, India

Skills:

bandwidth management Machine LearningArtificial IntelligenceMicroprocessor Coresindustry-standard simulatorsSpecman Ehierarchical memory subsystemsDebugIP subsystem SoCscongestion controlregression systemssystemverilogvector processing unitsfull verification life cyclerevision control systemsAI ML Acceleratorsconstrained-random verification environmentspacket processingVerification

Bengaluru, India

Skills:

Computer ArchitectureDebuggingUvmsystemverilogCoverage-Driven VerificationConstrained-Random Testingformal verificationFunctional VerificationTestbench DevelopmentVerification PlanningFormal ToolsRtl Design