Search by job, company or skills

Senior Design Verification Engineer

leadsoc technologies pvt ltd
5-12 Years
Bengaluru, India
Early Applicant
  • Posted 3 days ago
  • Be among the first 10 applicants

Job Description

Senior Design Verification Engineer

Location: Bengaluru

Experience: 5–12 Years

About the Role

Join a high-performance silicon engineering team building next-generation SoCs for AI, Data Center, Networking, and Compute platforms. You will own the verification of complex IPs and SoCs, developing robust UVM environments and driving functional verification to silicon success.

What You'll Do

  • Develop scalable SystemVerilog/UVM verification environments.
  • Verify complex IPs/SoCs with focus on PCIe, DDR, HBM, and Ethernet protocols.
  • Create constrained-random testbenches, assertions, scoreboards, and coverage models.
  • Drive functional verification, regression, coverage closure, and debug.
  • Collaborate with Architecture, RTL, and Design teams to ensure first-pass silicon success.

What We're Looking For

  • 5–12 years of hands-on IP/SoC Verification experience.
  • Strong expertise in SystemVerilog, UVM, and SVA.
  • Deep verification experience in one or more of PCIe, DDR, HBM, or Ethernet.
  • Solid understanding of Computer Architecture and ARM-based SoC architecture.
  • Strong debugging, scripting, and problem-solving skills.

Preferred: AXI/AHB/APB/CHI, Python/Perl, VCS/Xcelium/Questa, Verdi, Formal or Emulation exposure.

More Info

Job Type:
Permanent Job
Industry:
Other
Function:
Engineering
Employment Type:
Full time

Job ID: 151429839

Last Updated: 21-07-2026 08:23:46 PM
Homejobs in Bengaluru / BangaloreSenior Design Verification Engineer

Similar Jobs

Senior Design Verification Engineer, SSG

Amazon Alliance
Bengaluru, India

Skills:

Fpga, Perl, Python, object-oriented programming, RTL, test plan development, Uvm, emulation platforms, systemverilog, automation scripts

Senior Design Verification Engineer

Mirafra Technologies
Bengaluru, India

Skills:

Ovm, DDR, Pcie, Perl, Verilog, Ethernet, Python, System Verilog, Tcl, UCIE, Uvm, CXL

Senior Design Verification Engineer

Google India
Bengaluru, India

Skills:

performance verification of ASICs, assertion-based verification, Uvm, formal tools, ASIC standard interfaces, systemverilog, Design Verification, memory system architecture, verification components

Senior Design Verification Engineer

Capgemini
C
Bengaluru, India

Skills:

Ovm, Spi, Shell, Pcie, Verilog, I2c, Python, Usb, Can, Perl, Ethernet, Tcl, ARM Protocols, IP Verification, Uvm, GLS, Mipi, Emulation, Test bench model VIP development, dsi, LPDDR, CSI, SoC Verification, SV, AMs, LEC, Functional coverage, Axi, APB, AHB

Senior Design Verification Engineer

HCL TechBee
Bengaluru, India

Skills:

DDR, Pcie, Verilog, Ethernet, Python, Cadence Incisive, UCIe, Uvm, Synopsys VCS, formal verification, VHDL, Modelsim