Senior Design Verification Engineer
Search Jobs
Search by job, company or skills
Search by job, company or skills
Experience:4+ years
Notice Period:0 to 30days
Location:Bangalore
Job Description.
1.Must Have: SoC or IP
2.Experience Languages : System Verilog (must)
3.Methodologies: OVM/UVM/VMM
4.Protocols:DDR/USB/Ethernet/PCIE/Video/HDMI/MIPI/DSI/CSI
5.Processor/ARM Based SoC Verification experience
6.Strong Analytical skills desirable if having worked.
Job ID: 151583041
Skills:
Jasper, Perl, Python, Asic verification, verification methodologies, Synopsys Magellan, Uvm, systemverilog, Cadence IEV, VC Formal, functional coverage, SVA
Skills:
performance verification of ASICs, assertion-based verification, Uvm, formal tools, ASIC standard interfaces, systemverilog, Design Verification, memory system architecture, verification components
Skills:
Computer Architecture, Vcs, DDR, Pcie, Perl, Ethernet, Python, Verdi, ARM-based SoC architecture, CHI, Xcelium, SystemVerilog UVM, Axi, APB, HBM, Questa, AHB, SVA
Skills:
testability , systemverilog, SoC IP verification methodologies, Uvm, DFX DFT concepts, ATPG, multi-level verification
Skills:
DDR, Pcie, Verilog, Ethernet, Python, Cadence Incisive, UCIe, Uvm, Synopsys VCS, formal verification, VHDL, Modelsim
