Jobs
Services
Career Solutions
Featured profileProfile highlighterCareer BoosterBest SellerResume WritingLinkedin MakeoverAI Resume StudioAI Interview CoachAI Profile EdgeCareer Success Suite
Prep
Interview Preparation
Learn
Degree ProgramsCertificationGenAI CourseVskills Certifications
Career Advice
Please enter a job title/role/skill to search
Please enter a job title/role/skill to search
  • Fresher (< 1 year)

Search by job, company or skills

RTL Design Engineer
jobworld india private limited

RTL Design Engineer

jobworld india private limited
3-8 Years
Not Disclosed
Early Applicant
  • Posted 2 months ago
  • Be among the first 10 applicants

Job Description

Location: Hyderabad, India

Experience: 3 – 8 Years

Work Mode: Work From Office – Hyderabad

Project: Global Foundry Program

Job Summary

We are looking for a highly skilled RTL Design Engineer with strong experience in micro-architecture development and RTL implementation. The candidate will be responsible for converting architecture specifications into scalable and synthesizable RTL while ensuring high-quality design through SpyGlass lint and CDC sign-off.

This role offers the opportunity to work on a high-impact Global Foundry program, collaborating with cross-functional teams across design, verification, and synthesis.

Key Responsibilities

  • Convert architecture specifications into detailed micro-architecture design
  • Develop clean, synthesizable RTL using Verilog/SystemVerilog
  • Perform RTL quality checks using SpyGlass (Lint, CDC, RDC)
  • Design FSMs, datapath logic, and pipelined architectures
  • Ensure robust clock domain crossing (CDC) and reset domain crossing (RDC) handling
  • Collaborate with Design Verification (DV) teams to resolve functional issues
  • Work with synthesis and physical design teams for timing closure and implementation readiness
  • Follow low-power friendly RTL design practices
  • Ensure high-quality RTL sign-off for silicon readiness

Required Skills & Qualifications

  • Strong RTL coding expertise in Verilog/SystemVerilog
  • Hands-on experience with SpyGlass (Lint / CDC / RDC)
  • Experience in micro-architecture development
  • Good understanding of:
  • FSM design
  • Pipelining techniques
  • Datapath architecture
  • Clock and Reset domain crossings
  • Experience working with ASIC/SoC design flow

Good to Have

  • Exposure to AMBA protocols (AXI / AHB / APB)
  • Experience working on complex SoC designs
  • Familiarity with low power design methodologies

Why Join Us

  • Opportunity to work on global semiconductor programs
  • Exposure to advanced ASIC and SoC development
  • Collaboration with highly experienced engineering teams
  • Long-term career growth in chip design and semiconductor engineering

Location Note: This role is based in Hyderabad, and candidates should be open to working from the Hyderabad office.

More Info

Job Type:
Permanent Job
Industry:
Semiconductor Manufacturing
Function:
Semiconductor Engineering
Employment Type:
Full time

Key Skills

RDC

Pipelining techniques

Datapath architecture

cdc

SpyGlass Lint

RTL coding expertise in Verilog

Clock and Reset domain crossings

micro-architecture development

ASIC SoC design flow

systemverilog

FSM design

Last Updated: 13-10-2026 00:12:22 PM

Similar Jobs

RTL Design EngineerGtc Informatics Private Limited
G
4-10 yrs
₹ 15 - 20 LPA
Remote
Skills:
Verilog, Rtl Design, RTL Coding, Micro-architecture, systemverilog, RTL Design Engineer
Early Applicant
RTL Design EngineerQTiMinds Private Limited
3-8 yrs
₹ 4.5 - 15 LPA
Bengaluru, Hyderabad
Skills:
Verilog, Fpga, VHDL, systemverilog, ASIC Design, Synthesis Tools, Timing Analysis, Verification Methodologies, Physical Design, low power design
Senior RTL Design Engineer with Memory controllersAMD Telecom
5-7 yrs
Hyderabad, India
Skills:
Verilog, Rtl Design, Logic analyzers, systemverilog, DDR memory controller calibration, Calibration algorithms
Senior RTL Design Engineer with Memory controllersAMD Maquinaria
5-7 yrs
Hyderabad, India
Skills:
Verilog, systemverilog, DDR memory controller calibration, Rtl Design, Logic analyzers, Calibration algorithms
Senior RTL design engineer - SOC IntergrationInotec AMD
6-8 yrs
Hyderabad, India
Skills:
Python Scripting, RTL design in Verilog SystemVerilog, ASIC design flow, ASIC design in sub-20nm technology nodes, Low power digital design and analysis, Digital Design, PrimeTime or equivalent tools, C embedded experience, Circuit timing STA