

Search by job, company or skills

Location: Hyderabad, India
Experience: 3 – 8 Years
Work Mode: Work From Office – Hyderabad
Project: Global Foundry Program
Job Summary
We are looking for a highly skilled RTL Design Engineer with strong experience in micro-architecture development and RTL implementation. The candidate will be responsible for converting architecture specifications into scalable and synthesizable RTL while ensuring high-quality design through SpyGlass lint and CDC sign-off.
This role offers the opportunity to work on a high-impact Global Foundry program, collaborating with cross-functional teams across design, verification, and synthesis.
Key Responsibilities
Required Skills & Qualifications
Good to Have
Why Join Us
Location Note: This role is based in Hyderabad, and candidates should be open to working from the Hyderabad office.
Job ID: 144559121
Skills:
Verilog, Ethernet Protocols, LINT, Rtl Design, spyglass, Synthesis, cdc, RDC, PPA optimization, systemverilog
Skills:
Automation Frameworks, Sta, LINT, Memory operation, Synchronous design concepts, power analysis, SoC design flows, CMOS Circuit Design, Rtl Design, spyglass, Synthesis, device physics, CDC methodologies
Skills:
Debugging, Tcl, Verilog, Python, Perl, Mentor, Synopsys, Timing Analysis, systemverilog, EDA Tools, low-power design concepts, cdc, Rtl Design, Cadence, digital IP development, AHB, Synthesis, APB, Axi, RDC, AMBA protocols
Skills:
Python Scripting, Git, PrimeTime or equivalent tools, Modern SOC tools including Spyglass, Version control systems such as Perforce, ASIC design flow, Low power digital design and analysis, Digital Design, C embedded experience, VCS simulation, Cadence Conformal, ICManage, ASIC design in sub-20nm technology nodes, Questa CDC, RTL design in Verilog, Circuit timing STA
Skills:
arm architecture , PERL, Python, Tcl, cdc, LINT, SoC level design integration, Digital Design, timing exceptions, writing UPF, Timing Constraints, design reuse, automation using scripting techniques, RTL Coding, designing with multiple power domains, CHI protocol