Search by job, company or skills

RTL Design Engineer

RTL Design Engineer

HCL TechBee
7-10 Years
Not Disclosed
Early Applicant
  • Posted 3 months ago
  • Be among the first 10 applicants

Job Description

Job Summary:

We are seeking a highly motivated RTL Design Engineer with 7-10 years of experience to join our growing team. You will play a vital role in the design and development of complex digital logic for next-generation integrated circuits (ICs). This position offers the opportunity to work on challenging projects while utilizing your expertise in RTL design methodologies and verification.


Responsibilities

  • :Design and develop RTL code for digital logic blocks and modules using Verilog or VHD
  • LPerform comprehensive functional verification using industry-standard methodologies (e.g., UVM
  • )Conduct static timing analysis (STA) and participate in timing closure activitie
  • sIntegrate designed modules into larger subsystems and ensure seamless functionalit
  • yCollaborate effectively with design, verification, and synthesis teams throughout the development cycl
  • eWrite clear, concise, and well-documented RTL code adhering to coding standard
  • sStay current with advancements in RTL design tools and methodologie

s
Qualification

  • s:Bachelor's degree in Electrical Engineering, Computer Engineering, or a related field (Master's degree a plu
  • s)7-10 years of solid experience in RTL design for ASICs or So
  • CsIn-depth knowledge of digital design principles (combinational logic, sequential logic, finite state machine
  • s)Proven ability to design and verify high-performance and efficient digital circui
  • tsExpertise in Verilog or VHDL with a strong understanding of coding styles and best practic
  • esExperience with simulation and verification tools (e.g., ModelSim, Cadence Incisive, Synopsys VC
  • S)Familiarity with SDC (Standard Delay Constraint) format for timing analys
  • isExcellent problem-solving skills and a meticulous attention to deta
  • ilStrong communication and collaboration skills to work effectively in a team environme

nt
Benefi

  • ts:Competitive salary and benefits pack
  • ageOpportunity to work on leading-edge technologies and proje
  • ctsCollaborative and dynamic work environm
  • entPotential for professional development and career advancem

ent

More Info

Job Type:
Industry:
Function:
Employment Type:

Key Skills

Synopsys VC

Cadence Incisive

About Company

Similar Jobs

8-10 yrs
Bengaluru, India
Skills:
Soc Architecture, Physical design interaction, SoC integration, Formal verification techniques and tools, Verilog RTL development, UPF and low-power methodologies
3-8 yrs
₹ 4.5 - 15 LPA
Bengaluru, Hyderabad
Skills:
Verilog, Fpga, VHDL, systemverilog, ASIC Design, Synthesis Tools, Timing Analysis, Verification Methodologies, Physical Design, low power design
Early Applicant
5-7 yrs
Bengaluru, India
Skills:
Pcie, Verilog, JESD204B, Isp, SERDES, Intel Quartus, systemverilog, Xilinx Vivado, Synthesis, VHDL, FFT, Video Processing Pipelines, MIPI Interfaces, CORDIC Algorithms, FIR Filters
5-7 yrs
Bengaluru, India
Skills:
VLSI FIFO arbitration techniques, static QCs viz LINT CDC RDC CLP VCLP, design and integration for various in-house vendor IPs subsystems and SoC, RTL Coding, QC tools flows and IPXACT, constraints like SDC UPF
8-10 yrs
Bengaluru, India
Skills:
Matlab Simulink, RTL Verilog, mixed-signal verification, digital PWM modulators, digital design tools, systemverilog