Search by job, company or skills

RTL Design Engineer

RTL Design Engineer

QTiMinds Private Limited
3-8 Years
₹ 4.5 - 15 LPA
Early Applicant
Quick Apply
  • Posted 20 hours ago
  • Be among the first 20 applicants

Job Description

Description

We are seeking a skilled RTL Design Engineer to join our dynamic team in India. The ideal candidate will have extensive experience in RTL design and a strong understanding of digital circuit design principles. You will be responsible for developing and implementing RTL code, optimizing designs, and collaborating with verification teams to ensure the highest quality of digital products.

Responsibilities

  • Design and implement RTL code for digital circuits using VHDL/Verilog.
  • Optimize designs for performance, area, and power consumption.
  • Collaborate with verification teams to ensure design correctness and functionality.
  • Participate in design reviews and provide constructive feedback.
  • Conduct synthesis and timing analysis of digital designs.
  • Debug and resolve design issues throughout the development process.

Skills and Qualifications

  • Bachelor's or Master's degree in Electronics Engineering, Computer Engineering, or related field.
  • 3-8 years of experience in RTL design and verification.
  • Proficiency in VHDL/Verilog and SystemVerilog.
  • Strong understanding of digital design principles and methodologies.
  • Experience with synthesis tools (e.g., Synopsys Design Compiler, Cadence Genus).
  • Familiarity with simulation tools (e.g., ModelSim, QuestaSim).
  • Knowledge of FPGA and ASIC design flows.
  • Ability to work in a team-oriented environment and communicate effectively.

More Info

Job Type:
Function:
Employment Type:

Key Skills

Similar Jobs

5-7 yrs
Bengaluru, India
Skills:
Pcie, Verilog, JESD204B, Isp, SERDES, Intel Quartus, systemverilog, Xilinx Vivado, Synthesis, VHDL, FFT, Video Processing Pipelines, MIPI Interfaces, CORDIC Algorithms, FIR Filters
4-6 yrs
Bengaluru, India
Skills:
Design Compiler, primetime, Vivado, SDC timing constraints, Genus, Tempus, VLIW, FPGA prototyping, systemverilog
2-5 yrs
Bengaluru, India
Skills:
rtl development , static timing analysis, Verilog, Digital Signal Processing, LINT, Synthesis, Debug, LEC, Simulation, Matlab modeling, FPGA prototyping
5-7 yrs
Hyderabad, India
Skills:
Verilog, systemverilog, DDR memory controller calibration, Rtl Design, Logic analyzers, Calibration algorithms
8-10 yrs
Bengaluru, India
Skills:
Matlab Simulink, RTL Verilog, mixed-signal verification, digital PWM modulators, digital design tools, systemverilog