Search by job, company or skills

Q

Physical Design Engineer,Senior

4-5 Years

This job is no longer accepting applications

new job description bg glownew job description bg glownew job description bg svg
  • Posted 3 months ago

Job Description

Minimum Qualifications:

  • Bachelor's degree in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 3+ years of Hardware Engineering or related work experience.
  • OR
  • Master's degree in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 2+ years of Hardware Engineering or related work experience.
  • OR
  • PhD in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 1+ year of Hardware Engineering or related work experience.

Preferred Qualifications:

  • Bachelors or Master's degree in Computer Science, Electrical/Electronics Engineering, Engineering
  • 5+ years of Hardware Engineering or related work experience.
  • 1+ year in a technical leadership role with or without direct reports.

Principal Duties and Responsibilities:

  • 5-7 years of relevant experience in ASIC Physical Verification
  • Good understanding of overall design Flow from RTL to GDS.
  • Hands on Experience on Physical Verification closure of full chip & Hierarchical Designs
  • Hands on DRC & LVS Experience on Lower node Technologies with Synopsys/Cadence/Calibre Tools
  • Good knowledge on PnR flow, ECO implementation
  • Knowledge on Perl / TCL scripting language , SVRF coding is advantage
  • Experience on multi voltage designs
  • Good understanding of other domains of signoff of in Physical Design (STA/PV/IR/FV/CLP)

Responsibilities

  • Responsible for Block/ Chip Tile PV closure to achieve the best PPA
  • DRC & LVS closure for Block and Full Chip for complex hierarchical Designs in 4nm/3nm nodes
  • Interaction with IR, IP , ESD & PD teams for Physical Verification Convergence & Resolving Conflicts
  • Able to work on multiple blocks at same time with minimal supervision
  • Responsible for Full Chip LVS & DRC closure
  • Responsible for Analog integration closure for all IP's used in SOC

More Info

Job Type:
Industry:
Role:
Employment Type:
Open to candidates from:
Indian

About Company

QUALCOMM CDMA Technologies (QCT) is the largest provider of 3G chipset and software technology in the world, with chipsets shipped to more than 50 customers and powering the majority of all 3G devices commercially available. QCT partners with nearly 60 3G network operators around the globe and has the largest CDMA engineering team in the wireless industry.
QCT provides complete chipset solutions and integrated applications from the Launchpad suite of advanced technologies. Our integrated solutions offer device manufacturers reduced bill-of-materials costs, time-to-market, and development time. Mobile handsets powered by QCT chipsets can offer more features while maintaining a smaller, sleeker form-factor and benefiting from reduced power demands.
QCT values collaboration with its customers and partners and works closely with them to enable their success. We offer a wide range of tools to support the device development process, and develop new technologies based on the needs and demands of the wireless market. Devices for all market segments can now include features enabled by 3G wireless technology, in demand by a growing and increasingly sophisticated wireless community.

Job ID: 115100881

Similar Jobs