Search Jobs

Search by job, company or skills

Physical Design Engineer

Physical Design Engineer

agile ventures pvt ltd
  • Posted 5 hours ago
  • Be among the first 10 applicants

Job Description

Hiring: Physical Design / PnR Engineer | Noida

Agile Ventures is hiring Physical Design / PnR Engineers for an exciting opportunity with one of our clients.

Location: Noida

Payroll: Agile Ventures

Deployment: Client

Experience: 3–5 Years

Notice Period: Immediate to 15 Days preferred

Location Preference: Candidates based in Noida / Delhi-NCR

Candidates should be comfortable attending a Face-to-Face interview in Noida, if required.

Key Skills amp; Requirements:

-Hands-on experience across PnR / Physical Design stages:Floorplanning, Power Planning, Placement amp; Optimization, CTS, Routing, STA, Post-Route Optimization, ECO Implementation amp; DRC Closure

-Experience with high-frequency designs and advanced technology nodes

-Strong understanding of PG-Grid / PDN optimization, current-density analysis, layer/via optimization and Adaptive PDN

-Knowledge of Custom Clock Tree methodologies including H-Tree, SPINE and Multi-point CTS

-Experience in CTS implementation and clock metrics optimization

-Strong understanding of placement density and congestion challengesKnowledge of PnR tool knobs / recipes for PPA optimizationAutomation/scripting experience using Perl / Python / Tcl

-Good communication skills and ability to work in a cross-site, cross-functional environment

-Education: Bachelors degree in Electrical Engineering or equivalent experience

Interested candidates:

Please fill out the below form so we can process your profile quickly and coordinate with the client:

https://lnkd.in/eqajcd3p

Or else they can share with me your updated resume - [Confidential Information]

More Info

Job Type:
Function:
Employment Type:

Key Skills

DRC Closure

Advanced technology nodes

Post-Route Optimization

PnR Physical Design

PnR tool knobs recipes for PPA optimization

CTS Routing

Custom Clock Tree methodologies

H-Tree

Layer via optimization

Placement density and congestion challenges

Current-density analysis

CTS implementation

Clock metrics optimization

ECO Implementation

Adaptive PDN

PG-Grid PDN optimization

High-frequency designs

Multi-point CTS

Similar Jobs

3-5 yrs
Noida, India
Skills:
Clock Tree Synthesis (CTS), Unix, Linux, Perl, CTS optimization, Low power verification, Asic Design Verification, floorplanning, Placement, power analysis, PNR implementation
4-6 yrs
Noida, India
Skills:
Routing, IR Drop Analysis, Synthesis, ICC Innovus, Extraction, floorplanning, Placement, P R skills, Signal Integrity, Power Physical Verification, GDSII
5-8 yrs
Noida, India
Skills:
Soc, Scripting Languages, LVS, power plan, UPF, Place Route, Tweaker, PrimeClosure, Cadence Tools, STA flow methodology, ESD analysis, Floor plan, primetime, Tempus, IP level Synthesis, analog digital interface, formal verification, ERC, IO ring, DRC
3-9 yrs
Hyderabad, Bengaluru, Noida
Skills:
Soc, Pvs, Tcl, Designing
7-10 yrs
Noida, India
Skills:
Tcl Scripting, RTL synthesis, Conformal, Synopsys Fusion Compiler, LEC, VCLP, UPF, Cadence Genus