Lead Design Engineer

4-6 Years

Posted 4 hours ago
Be among the first 10 applicants

Job Description

At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.

Core Responsibilities

Strategy and Architecture

Verification Planning: Define the overall verification strategy, including the choice of methodology (typically UVM/SystemVerilog), tools, and infrastructure.

Testbench Architecture: Design scalable, reusable, and robust verification environments. This includes developing Bus Functional Models (BFMs), monitors, scoreboards, and checkers.

Feature Extraction: Analyze architectural specifications to identify critical features and corner cases that require rigorous testing.

Execution and Technical Leadership

Development: Write complex test cases and sequences to achieve high functional coverage.

Debug: Lead the root-cause analysis of complex design bugs, collaborating closely with design engineers to implement fixes.

Constraint Random Testing: Implement constrained-random stimulus generation to explore the design space beyond directed tests.

Formal Verification: Utilize formal tools to prove specific properties or find deep-seated bugs that simulation might miss.

Metric Management

Coverage Analysis: Monitor and analyze functional and code coverage metrics.

Gate-Level Simulation (GLS): Oversee simulations on the synthesized netlist to verify timing and reset behavior.

Sign-off: Define the definition of done and provide final technical approval for the verification phase.

Soft Skills and Leadership

Mentorship: Guiding junior engineers on coding standards and debugging techniques.

Cross-functional Collaboration: Acting as the primary technical point of contact between the design, architecture, and emulation teams.

Project Management: Managing timelines, identifying risks in the verification schedule, and prioritizing tasks to meet project deadlines.

Required Qualifications

B.E./B.Tech or M.Tech/M.S. in Electronics, VLSI, or related field

4–6 years of hands-on DV experience in semiconductor/ASIC/SoC companies

We're doing work that matters. Help us solve what others can't.

More Info

Job Type:

Industry:

Function:

Employment Type:

About Company

CADENCE

Job ID: 152153603

Jobs by Skill - IT

Jobs by Skill - Non IT

International Jobs

Last Updated: 10-08-2026 08:32:29 PM

Homejobs in Bengaluru / BangaloreLead Design Engineer

Similar Jobs

Lead Design Engineer

CADENCE

6-10 yrs

Bengaluru, India

Skills:

Scripting, Verilog, System Verilog, Pcie, LINT, Synthesis, Uvm, cdc, RTL integration, ASIC development flows, CXL, Genus STA, Verification

Lead Design Engineer

ALTEN Calsoft Labs

7-12 yrs

Bengaluru, India

Skills:

power optimization , Verilog, static timing analysis, Uvm, Synopsys, SV-based testbenches, Timing Analysis, Mentor Graphics, digital design flow, EDA Tools, coverage-driven verification, systemverilog, Rtl Design, Cadence, VHDL, Simulation

Lead Design Verification Engineer

leadsoc technologies pvt ltd

7-12 yrs

Bengaluru, India

Skills:

Vcs, Pcie, Python, Perl, Ethernet, Tcl, Xcelium, Uvm, Testbench Architecture, LPDDR4, Functional Coverage, Verdi, UCIe, systemverilog, Axi, MIPI, Constrained Random Verification, APB, DVE, USB4, USB3, Questa, CXL, DDR5, DDR4, AHB, SVA

Senior/ Lead Design Verification Engineer

Prodapt

3-7 yrs

Bengaluru, India

Skills:

Soc Architecture, System Verilog, digital design concepts, UVM Universal Verification Methodology, debugging using waveforms and logs

RTL(IP) Design Engineer/Infra - Sr Lead/Staff

Qualcomm

8-10 yrs

Bengaluru, India

Skills:

rtl development , virtualization, Clp, LINT, DFT verification, cdc, IP SoC design, silicon debug, SoC Design Verilog RTL coding, PLDRC, formal verification, coherency protocols, micro-architecture, Digital Design