Jobs
Services
Career Solutions
Featured profileProfile highlighterCareer BoosterBest SellerResume WritingLinkedin MakeoverAI Resume StudioAI Interview CoachAI Profile EdgeCareer Success Suite
Prep
Interview Preparation
Learn
Degree ProgramsCertificationGenAI CourseVskills Certifications
Career Advice
Please enter a job title/role/skill to search
Please enter a job title/role/skill to search
  • Fresher (< 1 year)

Search by job, company or skills

Lead Design Engineer
Cadence

Lead Design Engineer

Cadence
Fresher
Not Disclosed

This job is no longer accepting applications

Job Description

At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.

Design verification of ASICs for Palladium.

  • Position is based in Bangalore
  • Will have to work at IP, Sub-System and SOC level verification.
  • Test plan creation, functional coverage plan and coding of functional coverage bins.
  • Will be involved in post silicon validation/bring up.

Job Requirements:

  • Strong expertise in Verilog, HVL( SV/Specman e) with UVM/OVM/eRM methodology.
  • Experience in functional coverage/code coverage/assertions development and closure.
  • Experience in test plan creation.
  • Exposure to PCIe and LPDDR verification.
  • Strong debug skills
  • Should be process oriented and have a passion for scripting/automation.
  • Should be a good team player
  • Effective cross-team communication and documentation skill is strongly preferred.

Minimal qualification requires BS/MS degree ECE or CS with 4+ years of experience in related fields.

We're doing work that matters. Help us solve what others can't.

More Info

Job Type:
Permanent Job
Industry:
Hospitals/Healthcare/Diagnostics
Function:
Technology
Employment Type:
Full time

Key Skills

SV

Uvm

LPDDR verification

Specman
code coverage

scripting automation

HVL

assertions development

functional coverage

eRM methodology

Ovm
Test Plan Creation
Verilog
Pcie

About Company

Additional Jobs Equal Employment Opportunity Policy: Cadence is committed to equal employment opportunity throughout all levels of the organization. Read the policy(opens in a new tab) We welcome your interest in the company and want to make sure our job site is accessible to all. If you experience difficulty using this site or to request a reasonable accommodation, please contact staffing@cadence.com . Privacy Policy: Job ApplicantIf you are a job seeker creating a profile using our careers website, please see the privacy policy(opens in a new tab) . E-VerifyCadence participates in the E-Verify program in certain U.S. locations as required by law. Download More Information on E-Verify(64K) Cadence plays a critical role in creating the technologies that modern life depends on. We are a global electronic design automation company, providing software, hardware, and intellectual property to design advanced semiconductor chips that enable our customers create revolutionary products and experiences. Thanks to the outstanding caliber of the Cadence team and the empowering culture that we have cultivated for over 25 years, Cadence continues to be recognized by Fortune Magazine as one of the 100 Best Companies to Work For. Our shared passion for solving the world's toughest technical challenges, our dedication to pushing the limits of the industry, and our drive to do meaningful work differentiates the people of Cadence. Cadence is proud to be an equal opportunity employer. All qualified applicants will receive consideration for employment without regard to race, color, sex, age, national origin, religion, sexual orientation, gender identity, status as a veteran, basis of disability, or any other protected class.

Last Updated: 16-10-2026 11:58:43 AM

Similar Jobs

Senior Lead Design EngineerNXP Semiconductors India Private Limited
N
Bengaluru, India
Skills:
clocking , Arm, Trace32, Multimedia, Microprocessors, Computer Architecture, interconnect safety, Synthesis, Security, ARM Debug, Ace, RTL design flow, Verilog RTL coding, RISC-V, APB, Axi, Reset, ATB, BUS Protocols, Chip Assembly, LINT, RTL signoff tools, Serial Interfaces, cdc, ARM CoreSight ETM, IP Integration, Arm Cortex-M A R processor-based SoC debug infrastructure, External Bus Interfaces, RDC, System modes
Lead Design EngineerCadence Design Systems (India) Pvt Ltd
C
Bengaluru
Skills:
System Verilog, Environment Development, Uvm, Design Verification, Functional Verification, Test Plan Generation
Lead Design EngineerCadence
Bengaluru, India
Skills:
display , simulations , Usb, Pcie, Timing Constraints, UCIe, Verilog Coding, LINT, RTL checks, data path designs, cdc, Rtl Design, Verilog testbench, MIPI, synthesis flow, SDC, HDMI, DPHY
Infra Design Verification Sr Lead EngineerQualcomm
Q
2-6 yrs
Bengaluru, India
Skills:
Perl, Tcl Scripting, Python, System Verilog, Synopsys Mentor VIPs, PCIe Gen3, random constraint-based testing, verification methodologies, performance power optimization, SMMU, CXL 1.1, Coresight architecture, assertion-based verification, Uvm, UPF, CHI protocols, Axi, formal verification, power-aware verification, coverage-driven testing, SVA