Search by job, company or skills

P

FPGA Design Engineer

3-12 Years
Save
  • Posted 2 days ago
  • Be among the first 40 applicants
Early Applicant
Quick Apply

Job Description

Key Responsibilities:

  • Design, implement, and simulate integrated circuitry using Verilog and SystemVerilog.
  • Develop FPGA designs using tools such as Xilinx Vivado and Altera Quartus; experience with Synopsys Synplify or Protocompiler is a plus.
  • Define timing constraints, perform floorplanning, and conduct static timing analysis to ensure robust designs.
  • Work with high-speed interfaces such as Ethernet, DDR, and LPDDR memory.
  • Implement and integrate peripheral protocols including I2C, SPI, and UART.
  • Collaborate with embedded software teams when required to support processor-driven FPGA designs.
  • Troubleshoot, debug, and optimize FPGA designs to meet functional and performance requirements.
  • Document design processes, simulation results, and maintain clear communication with team members.
  • Participate in team discussions and contribute to improving design methodologies and practices.

More Info

Job Type:
Industry:
Function:
Employment Type:

About Company

Proxelera is your premier outsourced product development partner (OPD), specializing in Semiconductors, Systems, and Bespoke Hardware. Proxelera combines process rigour with advanced technical expertise to deliver transformative solutions while fostering industry-academia collaboration and VLSI talent development.

Job ID: 133332167

Similar Jobs

Bengaluru, India

Skills:

memory controllers UartSpiHdl LanguagesPcieVerilogI2cUnix SystemsOtnUvmMicrosemi FPGAssystemverilogEthernet-based protocolsAxiquartusVHDLscripting toolsVivadoVMMLibero

Bengaluru, India

Skills:

Static Timing AnalysisFPGA DesignTiming ClosureSynthesisCode coverage analysisRTL design using VerilogDigital ASIC FPGA architectural designOptimizationsystemverilog

Bengaluru, India

Skills:

Fast Fourier TransformVerilogDigital Signal ProcessingSystem Verilogcomplex algebraOFDMFPGA developmentXilinx FPGA architecturesAXI4 StreamRtl DesignVivadobaseband processingAXI4 Litelinear algebra

Bengaluru, India

Skills:

hardware bring up TclCFPGA DesignSystem VerilogPythontest benchesRtl DesignUVM verification flowSynthesisTiming ClosureVerificationDebugSimulation

Bengaluru, India

Skills:

code coverage perlCRegression TestingOvmPcieEthernetPythonUvmsystemverilogAxiDDR protocolsRTL simulatorsX-propagationfunctional coverage