Search by job, company or skills

FPGA Design Engineer

FPGA Design Engineer

Mirafra Technologies
5-12 Years
Not Disclosed
Early Applicant
  • Posted 2 months ago
  • Be among the first 10 applicants

Job Description

Job Description

FPGA Design Engineer Job Description

Experience Require-5-10 Y

Location-Bangalore/Hyderabad

Responsibilities:

* Design and implement FPGA solutions.

* Participate in architecture definition, implementation, and verification phases.

* Develop detailed design specifications.

* Develop and implement block-level RTL, perform synthesis, and achieve timing closure.

* Collaborate with multi-functional teams including hardware, software, diagnostics, and signal integrity groups.

* Assist in complex subsystem-level lab bring-up, integration, and unit test validation.

R

e

quired Skills and Experience:*

Experience with Xilinx, Altera, and Microsemi FPGAs.*

Proficiency in HDL languages: Verilog, VHDL, and SystemVerilog.*

Hands-on experience with FPGA vendor tools such as Vivado, Quartus, and Libero.*

Practical knowledge of Ethernet-based protocols, PCIe, AXI, memory controllers, OTN, I2C, SPI, UART, etc.*

Familiarity with simulation flows like UVM and VMM is an added advantage.*

Basic knowledge of Unix systems and scripting tools.*

5-12 years of relevant FPGA design experience.

More Info

Job Type:
Function:
Employment Type:

Key Skills

Similar Jobs

5-7 yrs
Bengaluru, India
Skills:
test equipment , Usb, Pcie, Perl, Python, Tcl, HW testing, traffic analysers, high speed FPGA Design, FPGA Verilog design, high speed Ethernet, Xilinx FPGA technology and tools, test generators, debugging skills
3-6 yrs
Bengaluru, India
Skills:
Verilog, static timing analysis, Modelsim, Questa, Intel Quartus, synchronous design principles, Xilinx Vivado, RTL design methodologies, DO-254 design assurance process, Microsemi Libero, FPGA design flows, VHDL, Synthesis, timing closure techniques, FPGA design and development
12-16 yrs
Bengaluru, India
Skills:
FPGA Design, Static Timing Analysis, Synthesis, Timing Closure, systemverilog, Code coverage analysis, RTL design using Verilog
5-7 yrs
Bengaluru, India
Skills:
hardware bring up , Tcl, C, FPGA Design, System Verilog, Python, Synthesis, Debug, test benches, Simulation, Rtl Design, Timing Closure, UVM verification flow, Verification
7-8 yrs
Bengaluru, India
Skills:
Clock Domain Crossing (CDC), Static Timing Analysis (STA), Verilog, Intel Altera Quartus, Logic Analyzers, VHDL, Timing Constraints, AMD Vivado, FPGA Debugging, Oscilloscopes, Libero SoC