I
DFT Engineer
Search Jobs
Search by job, company or skills
Search by job, company or skills
Job ID: 152618509
Skills:
Perl scripting, Jtag, System Verilog, Sta, Compression, Synopsys DC, analog IP DfT simulations, timing simulations, Scan Insertion, RTL Coding, Lint checks, IJTAG, DfT Strategy, Memory BIST, Mentor DfT tools, ATPG coverage, silicon debug, SSN, simulator tools, primetime, Ate, ATPG, pattern delivery, Requirement Specification, DRC improvements
Skills:
Perl scripting, Delay Faults, Pattern Simulation, Siemens Tessent, Transition Faults, Synopsys TestMAX, Pattern Generation, DFT Compiler, Scan Insertion, DFT implementation, DFT DRC violations, ATPG, Cadence Modus, Stuck-at Faults
Skills:
Jtag, Perl, Verilog, Python, Tcl, gate-level DFT simulations, Scan Insertion, Cadence DFT EDA tools, MBIST, Siemens Tessent, Synopsys TestMAX, systemverilog, DFT implementation and verification, DFT rule checking, ATPG, scan chain stitching, Boundary Scan BSCAN
Skills:
boundary scan , Static Timing analysis, Perl, SDF, Tcl, ATPG vectors, TDL for ATE, DFT simulation, formal verification tools, tap controller, P1500, characterization DC Characteristics, MBIST insertion, Scan coverage, DFT tools from Mentor, netlist-based insertion flows
Skills:
C, Makefile, Windows, Shell, Linux, Perl, Verilog, Ruby, System Verilog, Systemc, IP level ASIC verification, graphics pipeline knowledge, HLS tools, UVM testbenches, automating workflows in a distributed compute environment, simulation profile efficiency improvement, debugging firmware and RTL code using simulation tools, UVM based verification frameworks, TLM
