Search by job, company or skills

Dft Design Engineer

6-11 Years

This job is no longer accepting applications

Job Description

  • Required Technical and Professional Expertise in DFT
  • Minimum 6 to 12 years of relevant experience.
  • Proficient in DFT architectures methodologies that includes Scan, ATPG, MBIST, JTAG, etc.
  • Sound knowledge of DFT tools/methodology from cadence /Synopsys/Mentor tools
  • Good Experience in Python/Perl/TCL scripting
  • Proven Communications skills and the ability to effectively work with cross functional teams across geographies are required.
  • Looking for smart and enthusiastic Engineer to develop Design for Testability.

More Info

Job Type:
Function:
Employment Type:

About Company

Qcentrio leading provider of commercial grade onshore and offshore software development services to technology and IT enabled SME's worldwide. Our mission has been to provide professional and process oriented outsourcing services to SME sector that only fortune companies could muster till date by paying high prices to big service providers. Qcentrio,we provide services for end to end development of commercial grade software products and applications to Start-up, Emerging and Established technology companies & IT enabled organizations. At Qcentrio, we achieve real business results that allow you to transform and not just maintain your operations. Our IT Services business solutions and outsourcing bring you a level of certainty that no other competitor can match, you will experience your requirements being met on time within budget and with high quality; greater efficiency and responsiveness to your business and the ability to shift investment to strategic initiatives rather than tactical functions.

Job ID: 120726939

Similar Jobs

Bengaluru, India

Skills:

simulation and verification flowDFT design and verificationsilicon bringupDFT technologiesfault modelingASIC DFT synthesisIP integrationDFT specification definitionsilicon debug activities

Bengaluru, India

Skills:

boundary scan Python ScriptingJtagPerlVerilogSystem VerilogTclDFT verificationsilicon debugTAPMBISTIEEE 1687ATPGScan CompressionIEEE 1149.1IJTAG

Hyderabad, Bengaluru

Skills:

Scan InsertionDFT methodologyFault modelingEDA Applications

Bengaluru, India

Skills:

logic bist static timing analysisUNIXJtagLinuxPerlTclDFT techniquesSynthesisScan Insertionmemory BISTwaveform debugging toolsVerilog simulatorequivalency checkingATPGEDA Toolsscan compression architectureSSN ScanIEEE standardsc-shell

Bengaluru, India

Skills:

Logic DesignStatic Timing AnalysisTclPythonPerlJasperIR dropcoverage analysisRTL lint toolsATE debugLogic SynthesisEDA ToolsStaRTL2GDS flowLogic Equivalent CheckingCadence ModusSynthesispost silicon validationVerificationDFT conceptsATPG toolsRTL implementationdebugging skillsScan Insertion

Beware of Scammers

We don’t charge money for job offers