Search by job, company or skills

Dft Design Engineer

Dft Design Engineer

Qcentrio
6-11 Years
Not Disclosed

This job is no longer accepting applications

Job Description

  • Required Technical and Professional Expertise in DFT
  • Minimum 6 to 12 years of relevant experience.
  • Proficient in DFT architectures methodologies that includes Scan, ATPG, MBIST, JTAG, etc.
  • Sound knowledge of DFT tools/methodology from cadence /Synopsys/Mentor tools
  • Good Experience in Python/Perl/TCL scripting
  • Proven Communications skills and the ability to effectively work with cross functional teams across geographies are required.
  • Looking for smart and enthusiastic Engineer to develop Design for Testability.

More Info

Job Type:
Function:
Employment Type:

Key Skills

About Company

Qcentrio leading provider of commercial grade onshore and offshore software development services to technology and IT enabled SME's worldwide. Our mission has been to provide professional and process oriented outsourcing services to SME sector that only fortune companies could muster till date by paying high prices to big service providers. Qcentrio,we provide services for end to end development of commercial grade software products and applications to Start-up, Emerging and Established technology companies & IT enabled organizations. At Qcentrio, we achieve real business results that allow you to transform and not just maintain your operations. Our IT Services business solutions and outsourcing bring you a level of certainty that no other competitor can match, you will experience your requirements being met on time within budget and with high quality; greater efficiency and responsiveness to your business and the ability to shift investment to strategic initiatives rather than tactical functions.

Similar Jobs

8-10 yrs
Bengaluru, India
Skills:
simulation and verification flow, DFT design and verification, silicon bringup, DFT technologies, fault modeling, ASIC DFT synthesis, IP integration, DFT specification definition, silicon debug activities
4-10 yrs
₹ 15 - 20 LPA
Remote
Skills:
Dft, Design For Testability, Scan Insertion, Scan Compression, DFT Compiler
Early Applicant
7-14 yrs
Bengaluru, India
Skills:
boundary scan , bist , Jtag, Debugging, physical design constraints, Sta, verification flows, ATE test pattern generation, compression techniques, MBIST, Analytical Skills, TetraMax, Synopsys DFT Compiler, DFT tools, Tessent, silicon bring-up, Scan ATPG, LBIST, RTL design synthesis
5-7 yrs
Bengaluru, India
Skills:
boundary scan , Perl, Scripting Languages, Python, Tcl, scan compression, JTAG IEEE 1149.1, Scan Insertion, memory BIST, DFT methodologies, DFT EDA tools, test pattern generation, ATPG, silicon bring-up, post-silicon debug, Cadence Modus Genus