Search by job, company or skills

cadence

Principal DFT Design Engineer

cadence
Bengaluru, India
7-9 Years
Save
new job description bg glownew job description bg glow
  • Posted 4 days ago
  • Be among the first 10 applicants
Early Applicant

Job Description

At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.

  • This role requires close interaction with multiple cross functional teams across geographies to align on project receivables/deliverables.
  • Mentoring junior engineers and driving innovation/automation.
  • BE/B.Tech/M.E/M.Tech with 7+ years of relevant work experience and strong understanding of DFT concepts and good communication skills.
  • Strong hands-on experience using industry standard EDA Tools.
  • Experience with logic simulators from one or more EDA vendors.
  • Experience on industry standard ATPG tools like Cadence Modus.
  • Experience with RTL lint tools like Jasper.
  • Experience in scan insertion, coverage analysis and debugging skills on faults coverage enhancement is required.
  • Programming in Perl/Tcl/Python or other scripting languages is a plus.
  • Experience in post silicon validation, ATE debug and support is desired.
  • Exposure to RTL2GDS flow and tasks such as synthesis and scan insertion, STA and IR drop.
  • Good understanding of Logic design, RTL implementation & verification, logic synthesis, Logic Equivalent Checking & Static Timing Analysis are plus.
  • Participate in driving new DFT methodology and solutions to improve quality, reliability and in-system test and debug capability.

We're doing work that matters. Help us solve what others can't.

More Info

Job Type:
Permanent Job
Industry:
Other
Function:
Technology
Employment Type:
Full time

About Company

cadence

Job ID: 148088751

Jobs by Skill - IT
Jobs by Skill - Non IT
International Jobs
Last Updated: 24-05-2026 08:26:30 PM
Homejobs in Bengaluru / BangalorePrincipal DFT Design Engineer

Similar Jobs

Principal DFT Engineer (Design for Test)

Astera Labs
Bengaluru, India

Skills:

Jtag, System Verilog, Static timing analysis, DFT techniques, IEEE 1500 Standard, Commercial test generation tools, Logic diagnosis, Yield learning, Synopsys DFT Max, Tetramax tools, Verification UVM methodology, Mentor Tessent, IEEE 1687 standard, ATPG test pattern translation, ATPG tools, Scan insertion tools, Chip design Verilog, MBIST, Familiarity with ATE, Scripting Perl, Scan compression, Test compression software, Gate-level simulations, LBIST