Search by job, company or skills

Design Verification Engineer

Early Applicant
  • Posted 12 days ago
  • Be among the first 10 applicants

Job Description

SoC Verification Engineer

Experience: 4 to 8 Years

Qualifications: B.Tech/B.E/M.Tech/M.E

Location: Bangalore

Role and Responsibilities:

  • Responsible for developing testcases for SoC level verification scenarios.
  • Execute Gate level simulations. Responsible for coverage closure.

Skill Requirements:

  • Hands on experience in SV/UVM based testbench development.
  • Good understanding of system level scenarios in ARM based SoC.
  • Basic knowledge in Bus protocols-APB, AHB,AXI Experience in debugging gate level simulations, low power simulations.
  • Good to have: Scripting knowledge in Python/Perl

Interested candidates can share resume to [Confidential Information]

More Info

Job Type:
Industry:
Employment Type:

Job ID: 151203235

Similar Jobs

Bengaluru, India

Skills:

Computer ArchitectureVcsDDRPciePerlEthernetPythonVerdiARM-based SoC architectureCHIXceliumSystemVerilog UVMAxiAPBHBMQuestaAHBSVA

Bengaluru, India

Skills:

System VerilogEthernetOvmPcieDDRCHIUvmARM Based SoC VerificationVMMUFS

Bengaluru, India

Skills:

UsbJtagPciePerlEthernetPythonSystem VerilogUVM methodologyDesign for Debugscripting in Linux Unix environmentsSoC architecture verificationTSNARM based SoC verificationHigh speed USB

Bengaluru, India

Skills:

Scripting LanguagesSedAwkPerlARM processor based SoC architectureASIC design flowASIC verification methodologiesC Assertions codingmulti-core multi-layer APIsfunctional coverageSV-UVMconstraint random test generationUVM assertion based coverage driven verificationARM based SOC software framework

Bengaluru, India

Skills:

CMakefilePerlPythonTclSystemcARM bus protocolsRoot of Trust verificationsecure processor verificationcryptographic IP verificationformal verification toolsassertion-based verificationUvmregression debugtest bench architecturedirected testingcoverage-driven verificationsystemverilogconstrained-random verificationsecurity property checkingSoC protocolsEDA Tools