Search by job, company or skills

Design Verification Engineer

Early Applicant
  • Posted 2 months ago
  • Be among the first 20 applicants

Job Description

Experience: 2-3 Years

Location: Hyderabad

Education: B.E./B.Tech. in ECE/EEE or M.E./M.Tech. in VLSI/Electronics

Roles and Responsibilities

  1. Strong expertise in UVM-based verification.
  2. Hands-on IP-level verification exposure and a solid understanding of serial protocols are a must.

Share resumes at [Confidential Information]

More Info

Job Type:
Function:
Employment Type:

About Company

Job ID: 144789325

Similar Jobs

Hyderabad, India

Skills:

NocUsbVcsDDRShellPerlPcieEthernetPythonScriptingVerdiIUSUvmGLSsystemverilogdebug toolsAxiIP SOC verificationQuestaCXLCPU-based verification

Hyderabad, India

Skills:

UnixShellLinuxSystem VerilogPcieVIP codingUvmPython ScriptConstraint based Random verificationTest cases codingCoverage strategies and measurementTest Plan designSkillDDR verificationDigital Design and Verification methodologies

Beware of Scammers

We don’t charge money for job offers