Search by job, company or skills

ASIC RTL Design Engineer

leadsoc technologies pvt ltd
5-10 Years
Bengaluru, India
  • Posted 7 hours ago
  • Be among the first 10 applicants

Job Description

About This Job

LeadSoc Technologies Pvt Ltd

Location: Bengaluru, Karnataka, India

Work Mode: On-site

Industry: Semiconductor Manufacturing,Engineering Services,IT Services and IT Consulting

Job Description

ASIC RTL Design Engineer

Location: Bengaluru, India

Experience: 5–10 Years

Role Summary

We are looking for a highly skilled ASIC RTL Design Engineer to design and develop high-performance PCI Express (PCIe) IPs and SoC components. The ideal candidate will have strong expertise in microarchitecture definition, RTL design, and implementation of high-speed digital logic for next-generation semiconductor products.

Key Responsibilities

Design and implement RTL for PCI Express (PCIe) controllers, subsystems, and high-speed digital IPs.Translate architecture specifications into efficient microarchitecture and high-quality RTL.Develop scalable, high-performance, and low-power digital designs using Verilog/SystemVerilog.Perform functional analysis, logic optimization, lint, CDC, and synthesis-ready RTL development.Collaborate with Architecture, Verification, Physical Design, DFT, and Firmware teams throughout the development cycle.Support design reviews, debug functional issues, and resolve silicon bring-up challenges.Drive design quality through coding guidelines, documentation, and best engineering practices.

Required Skills

5–10 years of hands-on experience in ASIC RTL Design.Strong expertise in Microarchitecture, RTL design, and digital logic implementation.Solid experience with PCI Express (PCIe Gen4/Gen5/Gen6) architecture and protocol.Proficiency in Verilog/SystemVerilog with a strong understanding of synchronous digital design.Experience with Lint, CDC, RDC, Synthesis, and timing-aware RTL development.Good understanding of AMBA protocols (AXI/AHB/APB) and SoC integration.Familiarity with scripting using Python, Perl, Tcl, or Shell.Experience with Synopsys or Cadence RTL development and synthesis tools.Bachelor's or Master's degree in Electronics, Electrical Engineering, VLSI, or a related field.

Preferred Qualifications

Experience designing high-performance CPU, AI/ML, Networking, Storage, or Datacenter SoCs.Exposure to CXL, NVMe, DDR, or Ethernet protocols is an added advantage.Strong debugging, analytical, and problem-solving skills with the ability to work in cross-functional engineering teams.

Job ID: 151875753

Last Updated: 02-08-2026 06:54:36 PM
Homejobs in Bengaluru / BangaloreASIC RTL Design Engineer

Similar Jobs

ASIC RTL Design Engineer

axiro semiconductor
Bengaluru, India

Skills:

rtl development , Ecos, Spi, Constraints, I2c, Eeprom, Sta, memory integration, Digital Design, Uvm, Physical Design, Dft, formal verification, state machines, Verification, register maps, legacy code, Communication Protocols, Sram, EFuse, CDCs, Timing Constraints, RTL synthesis, digital concepts, I3C

ASIC RTL Design Engineer III, Silicon

Google India
Bengaluru, India

Skills:

Verilog, Cache, Soc Architecture, fabric coherence, memory compression, systemverilog, logic synthesis techniques, FPGA and emulation platforms, digital logic design principles, Synthesis, DRAM, FPGA design verification, assertion-based formal verification, RTL design concepts, Dft, low-power design techniques, power analysis

ASIC RTL Design Engineer

Proxelera Private Limited
P
Bengaluru

Skills:

ASIC RTL Design, systemverilog, Micro-Architecture, Clock/Reset Design, Low-Power Design, UPF

SeniorPrincipal ASIC RTL Design Engineer (SoC/Subsystem)

proxelera
Bengaluru, India

Skills:

Ecos, Tcl, Verilog, Python, DFT hooks, UPF, systemverilog, Ace, micro-architecture, low-power techniques, SVA, AHB, synthesis constraints, Timing Closure, APB, Axi, AMBA standard bus protocols

ASIC RTL Design Engineer

Tesla
Bengaluru, India

Skills:

Low power microarchitecture techniques, High performance low latency high bandwidth design techniques, Verilog RTL logic design, Knowledge of logic design principles including timing and power implications, Experience with simulators and waveform debug tools, Area and power-efficient complex RTL design

Beware of Scammers

We don’t charge money for job offers

Know More