Search by job, company or skills

ASIC Engineer, Physical Design

ASIC Engineer, Physical Design

Meta Platforms
3-7 Years
Not Disclosed
Early Applicant
Quick Apply
  • Posted a month ago
  • Be among the first 50 applicants

Job Description

Meta is looking for an ASIC Engineer, Physical Design to join our dynamic team and embark on a rewarding career journey. Your role involves working on complex projects and ensuring that ASICs meet performance, power, and area requirements.

Key Responsibilities:

  • Design Planning:
  • Collaborate with cross-functional teams to define project goals, scope, and design requirements for ASIC projects. Establish design plans, including specifications, milestones, and budgets.
  • Architecture and Microarchitecture:
  • Create architectural and microarchitectural specifications for ASIC designs, outlining high-level structure and functionality.
  • RTL Design:
  • Implement ASIC designs using hardware description languages (HDL) such as Verilog or VHDL. Develop and optimize RTL (Register Transfer Level) code for logic design.
  • Synthesis and Optimization:
  • Perform synthesis and optimization to ensure the ASIC design meets performance, power, and area targets. Work on clock domain crossing, power management, and timing closure.
  • Verification Support:
  • Collaborate with ASIC Verification Engineers to develop and implement testbenches and test scenarios to validate ASIC functionality. Debug and resolve design issues identified during verification.
  • DFT (Design for Test):
  • Implement DFT features, such as scan chains and boundary scan, to facilitate efficient testing of the ASIC.
  • Low-Power Design:
  • Optimize ASIC designs for low-power operation, including clock gating, voltage scaling, and power gating.
  • Physical Design Support:
  • Work with physical design and layout teams to ensure proper floor planning and placement of ASIC components.
  • Documentation:
  • Maintain comprehensive and well-organized documentation of design specifications, RTL code, and design decisions.
  • Technology and Tool Awareness:
  • Stay updated on semiconductor technologies, ASIC design tools, and industry best practices to enhance design processes.
  • Collaboration:
  • Collaborate closely with cross-functional teams, including verification, software, and project management, to achieve project goals.

More Info

Job Type:
Industry:
Function:
Employment Type:

Key Skills

Design Planning

Architecture and Microarchitecture

ASIC designs

Physical Design Support

Synthesis and Optimization

About Company

Similar Jobs

8-15 yrs
Bengaluru, India
Skills:
Shell, Tcl Scripting, Python, Routing, Perl, Sta, CTS, Signoff, OCV, primetime, Fusion Compiler, Crosstalk, Tempus, Cadence Innovus, Signal Integrity, LVS, IR Drop, Physical Verification, MCMM, POCV, Setup Hold, RTL-to-GDSII Physical Design flow, floorplanning, Post-route Optimization, Placement Optimization, EM, Power Planning, Eco, Timing Closure, DRC, AOCV, Synopsys ICC2
8-10 yrs
Bengaluru, India
Skills:
Routing, Perl, Python, Tcl, CTS Clock Optimization, floorplanning, Placement Optimization, IR EM, Synopsys Fusion Compiler, Cadence Innovus, Physical Signoff, Power Planning, Eco, MMMC, PPA Optimization, STA Timing Closure, VLSI Physical Design, Synopsys ICC2
7-9 yrs
Bengaluru, India
Skills:
ML optimization tools (DSO.ai), CTS and routing, Timing-driven placement, PPA Optimization, floorplanning, Hierarchical physical design, RTL-to-GDS implementation flow, Synopsys Fusion Compiler, Pin assignment, Timing budgeting
3-7 yrs
Bengaluru
Skills:
Design Verification, ASIC Design, Verification Planning, systemverilog, Rtl Design
3-8 yrs
Bengaluru, India
Skills:
Physical Design, Timing Closure, Power Planning, Deep sub-micron technology issues, Floor Planning, Signal integrity analysis, Place And Route